Picture for Liang Xu

Liang Xu

Hyperparameter Tuning Through Pessimistic Bilevel Optimization

Add code
Dec 04, 2024
Viaarxiv icon

Multi-scale Vehicle Localization In Heterogeneous Mobile Communication Networks

Add code
Dec 01, 2024
Viaarxiv icon

Hybrid Physics-ML Modeling for Marine Vehicle Maneuvering Motions in the Presence of Environmental Disturbances

Add code
Nov 21, 2024
Viaarxiv icon

MotionBank: A Large-scale Video Motion Benchmark with Disentangled Rule-based Annotations

Add code
Oct 17, 2024
Viaarxiv icon

T3: A Novel Zero-shot Transfer Learning Framework Iteratively Training on an Assistant Task for a Target Task

Add code
Sep 26, 2024
Viaarxiv icon

SMPISD-MTPNet: Scene Semantic Prior-Assisted Infrared Ship Detection Using Multi-Task Perception Networks

Add code
Jul 26, 2024
Viaarxiv icon

HIMO: A New Benchmark for Full-Body Human Interacting with Multiple Objects

Add code
Jul 17, 2024
Figure 1 for HIMO: A New Benchmark for Full-Body Human Interacting with Multiple Objects
Figure 2 for HIMO: A New Benchmark for Full-Body Human Interacting with Multiple Objects
Figure 3 for HIMO: A New Benchmark for Full-Body Human Interacting with Multiple Objects
Figure 4 for HIMO: A New Benchmark for Full-Body Human Interacting with Multiple Objects
Viaarxiv icon

SuperCLUE-Fin: Graded Fine-Grained Analysis of Chinese LLMs on Diverse Financial Tasks and Applications

Add code
Apr 29, 2024
Figure 1 for SuperCLUE-Fin: Graded Fine-Grained Analysis of Chinese LLMs on Diverse Financial Tasks and Applications
Figure 2 for SuperCLUE-Fin: Graded Fine-Grained Analysis of Chinese LLMs on Diverse Financial Tasks and Applications
Figure 3 for SuperCLUE-Fin: Graded Fine-Grained Analysis of Chinese LLMs on Diverse Financial Tasks and Applications
Figure 4 for SuperCLUE-Fin: Graded Fine-Grained Analysis of Chinese LLMs on Diverse Financial Tasks and Applications
Viaarxiv icon

On-chip Real-time Hyperspectral Imager with Full CMOS Resolution Enabled by Massively Parallel Neural Network

Add code
Apr 15, 2024
Figure 1 for On-chip Real-time Hyperspectral Imager with Full CMOS Resolution Enabled by Massively Parallel Neural Network
Figure 2 for On-chip Real-time Hyperspectral Imager with Full CMOS Resolution Enabled by Massively Parallel Neural Network
Figure 3 for On-chip Real-time Hyperspectral Imager with Full CMOS Resolution Enabled by Massively Parallel Neural Network
Figure 4 for On-chip Real-time Hyperspectral Imager with Full CMOS Resolution Enabled by Massively Parallel Neural Network
Viaarxiv icon

ReGenNet: Towards Human Action-Reaction Synthesis

Add code
Mar 18, 2024
Viaarxiv icon