Picture for Mingu Kang

Mingu Kang

DisCoRD: Discrete Tokens to Continuous Motion via Rectified Flow Decoding

Add code
Dec 02, 2024
Viaarxiv icon

SoftLMs: Efficient Adaptive Low-Rank Approximation of Language Models using Soft-Thresholding Mechanism

Add code
Nov 15, 2024
Viaarxiv icon

SpecPCM: A Low-power PCM-based In-Memory Computing Accelerator for Full-stack Mass Spectrometry Analysis

Add code
Nov 14, 2024
Viaarxiv icon

MaD-Scientist: AI-based Scientist solving Convection-Diffusion-Reaction Equations Using Massive PINN-Based Prior Data

Add code
Oct 09, 2024
Viaarxiv icon

FSL-HDnn: A 5.7 TOPS/W End-to-end Few-shot Learning Classifier Accelerator with Feature Extraction and Hyperdimensional Computing

Add code
Sep 17, 2024
Figure 1 for FSL-HDnn: A 5.7 TOPS/W End-to-end Few-shot Learning Classifier Accelerator with Feature Extraction and Hyperdimensional Computing
Figure 2 for FSL-HDnn: A 5.7 TOPS/W End-to-end Few-shot Learning Classifier Accelerator with Feature Extraction and Hyperdimensional Computing
Figure 3 for FSL-HDnn: A 5.7 TOPS/W End-to-end Few-shot Learning Classifier Accelerator with Feature Extraction and Hyperdimensional Computing
Figure 4 for FSL-HDnn: A 5.7 TOPS/W End-to-end Few-shot Learning Classifier Accelerator with Feature Extraction and Hyperdimensional Computing
Viaarxiv icon

An Analog and Digital Hybrid Attention Accelerator for Transformers with Charge-based In-memory Computing

Add code
Sep 08, 2024
Viaarxiv icon

PillarAcc: Sparse PointPillars Accelerator for Real-Time Point Cloud 3D Object Detection on Edge Devices

Add code
May 15, 2023
Viaarxiv icon

Benchmarking Self-Supervised Learning on Diverse Pathology Datasets

Add code
Dec 09, 2022
Viaarxiv icon

Sparse Attention Acceleration with Synergistic In-Memory Pruning and On-Chip Recomputation

Add code
Sep 01, 2022
Figure 1 for Sparse Attention Acceleration with Synergistic In-Memory Pruning and On-Chip Recomputation
Figure 2 for Sparse Attention Acceleration with Synergistic In-Memory Pruning and On-Chip Recomputation
Figure 3 for Sparse Attention Acceleration with Synergistic In-Memory Pruning and On-Chip Recomputation
Figure 4 for Sparse Attention Acceleration with Synergistic In-Memory Pruning and On-Chip Recomputation
Viaarxiv icon

Accelerating Attention through Gradient-Based Learned Runtime Pruning

Add code
Apr 15, 2022
Figure 1 for Accelerating Attention through Gradient-Based Learned Runtime Pruning
Figure 2 for Accelerating Attention through Gradient-Based Learned Runtime Pruning
Figure 3 for Accelerating Attention through Gradient-Based Learned Runtime Pruning
Figure 4 for Accelerating Attention through Gradient-Based Learned Runtime Pruning
Viaarxiv icon