Picture for Ravi Iyer

Ravi Iyer

Mem-Rec: Memory Efficient Recommendation System using Alternative Representation

Add code
May 15, 2023
Viaarxiv icon

RAPID: Enabling Fast Online Policy Learning in Dynamic Public Cloud Environments

Add code
Apr 10, 2023
Viaarxiv icon

Streaming Encoding Algorithms for Scalable Hyperdimensional Computing

Add code
Sep 28, 2022
Figure 1 for Streaming Encoding Algorithms for Scalable Hyperdimensional Computing
Figure 2 for Streaming Encoding Algorithms for Scalable Hyperdimensional Computing
Figure 3 for Streaming Encoding Algorithms for Scalable Hyperdimensional Computing
Figure 4 for Streaming Encoding Algorithms for Scalable Hyperdimensional Computing
Viaarxiv icon

Evolving Zero Cost Proxies For Neural Architecture Scoring

Add code
Sep 15, 2022
Figure 1 for Evolving Zero Cost Proxies For Neural Architecture Scoring
Figure 2 for Evolving Zero Cost Proxies For Neural Architecture Scoring
Figure 3 for Evolving Zero Cost Proxies For Neural Architecture Scoring
Figure 4 for Evolving Zero Cost Proxies For Neural Architecture Scoring
Viaarxiv icon

Improving Robustness and Efficiency in Active Learning with Contrastive Loss

Add code
Sep 13, 2021
Figure 1 for Improving Robustness and Efficiency in Active Learning with Contrastive Loss
Figure 2 for Improving Robustness and Efficiency in Active Learning with Contrastive Loss
Figure 3 for Improving Robustness and Efficiency in Active Learning with Contrastive Loss
Figure 4 for Improving Robustness and Efficiency in Active Learning with Contrastive Loss
Viaarxiv icon

Mitigating Sampling Bias and Improving Robustness in Active Learning

Add code
Sep 13, 2021
Figure 1 for Mitigating Sampling Bias and Improving Robustness in Active Learning
Figure 2 for Mitigating Sampling Bias and Improving Robustness in Active Learning
Figure 3 for Mitigating Sampling Bias and Improving Robustness in Active Learning
Figure 4 for Mitigating Sampling Bias and Improving Robustness in Active Learning
Viaarxiv icon

RHNAS: Realizable Hardware and Neural Architecture Search

Add code
Jun 17, 2021
Figure 1 for RHNAS: Realizable Hardware and Neural Architecture Search
Figure 2 for RHNAS: Realizable Hardware and Neural Architecture Search
Figure 3 for RHNAS: Realizable Hardware and Neural Architecture Search
Figure 4 for RHNAS: Realizable Hardware and Neural Architecture Search
Viaarxiv icon

ML-driven Malware that Targets AV Safety

Add code
Apr 24, 2020
Figure 1 for ML-driven Malware that Targets AV Safety
Figure 2 for ML-driven Malware that Targets AV Safety
Figure 3 for ML-driven Malware that Targets AV Safety
Figure 4 for ML-driven Malware that Targets AV Safety
Viaarxiv icon

Neural Cache: Bit-Serial In-Cache Acceleration of Deep Neural Networks

Add code
May 09, 2018
Figure 1 for Neural Cache: Bit-Serial In-Cache Acceleration of Deep Neural Networks
Figure 2 for Neural Cache: Bit-Serial In-Cache Acceleration of Deep Neural Networks
Figure 3 for Neural Cache: Bit-Serial In-Cache Acceleration of Deep Neural Networks
Figure 4 for Neural Cache: Bit-Serial In-Cache Acceleration of Deep Neural Networks
Viaarxiv icon