Picture for Song Chen

Song Chen

DORA: Dynamic Online Reinforcement Agent for Token Merging in Vision Transformers

Add code
May 12, 2026
Viaarxiv icon

An FPGA Implementation of Displacement Vector Search for Intra Pattern Copy in JPEG XS

Add code
Mar 11, 2026
Viaarxiv icon

SecAgent: Efficient Mobile GUI Agent with Semantic Context

Add code
Mar 09, 2026
Viaarxiv icon

SASQ: Static Activation Scaling for Quantization-Aware Training in Large Language Models

Add code
Dec 16, 2025
Viaarxiv icon

Baichuan-Omni-1.5 Technical Report

Add code
Jan 26, 2025
Figure 1 for Baichuan-Omni-1.5 Technical Report
Figure 2 for Baichuan-Omni-1.5 Technical Report
Figure 3 for Baichuan-Omni-1.5 Technical Report
Figure 4 for Baichuan-Omni-1.5 Technical Report
Viaarxiv icon

Ocean-OCR: Towards General OCR Application via a Vision-Language Model

Add code
Jan 26, 2025
Figure 1 for Ocean-OCR: Towards General OCR Application via a Vision-Language Model
Figure 2 for Ocean-OCR: Towards General OCR Application via a Vision-Language Model
Figure 3 for Ocean-OCR: Towards General OCR Application via a Vision-Language Model
Figure 4 for Ocean-OCR: Towards General OCR Application via a Vision-Language Model
Viaarxiv icon

Baichuan-Omni Technical Report

Add code
Oct 11, 2024
Figure 1 for Baichuan-Omni Technical Report
Figure 2 for Baichuan-Omni Technical Report
Figure 3 for Baichuan-Omni Technical Report
Figure 4 for Baichuan-Omni Technical Report
Viaarxiv icon

PiRD: Physics-informed Residual Diffusion for Flow Field Reconstruction

Add code
Apr 12, 2024
Figure 1 for PiRD: Physics-informed Residual Diffusion for Flow Field Reconstruction
Figure 2 for PiRD: Physics-informed Residual Diffusion for Flow Field Reconstruction
Figure 3 for PiRD: Physics-informed Residual Diffusion for Flow Field Reconstruction
Figure 4 for PiRD: Physics-informed Residual Diffusion for Flow Field Reconstruction
Viaarxiv icon

Graph Attention-Based Symmetry Constraint Extraction for Analog Circuits

Add code
Dec 22, 2023
Figure 1 for Graph Attention-Based Symmetry Constraint Extraction for Analog Circuits
Figure 2 for Graph Attention-Based Symmetry Constraint Extraction for Analog Circuits
Figure 3 for Graph Attention-Based Symmetry Constraint Extraction for Analog Circuits
Figure 4 for Graph Attention-Based Symmetry Constraint Extraction for Analog Circuits
Viaarxiv icon

AiDAC: A Low-Cost In-Memory Computing Architecture with All-Analog Multi-Bit Compute and Interconnect

Add code
Dec 21, 2023
Figure 1 for AiDAC: A Low-Cost In-Memory Computing Architecture with All-Analog Multi-Bit Compute and Interconnect
Figure 2 for AiDAC: A Low-Cost In-Memory Computing Architecture with All-Analog Multi-Bit Compute and Interconnect
Figure 3 for AiDAC: A Low-Cost In-Memory Computing Architecture with All-Analog Multi-Bit Compute and Interconnect
Figure 4 for AiDAC: A Low-Cost In-Memory Computing Architecture with All-Analog Multi-Bit Compute and Interconnect
Viaarxiv icon