Picture for Jiacheng Yang

Jiacheng Yang

StreamFusion: Scalable Sequence Parallelism for Distributed Inference of Diffusion Transformers on GPUs

Add code
Jan 28, 2026
Viaarxiv icon

FUSE-RSVLM: Feature Fusion Vision-Language Model for Remote Sensing

Add code
Dec 30, 2025
Viaarxiv icon

A Benchmark for Ultra-High-Resolution Remote Sensing MLLMs

Add code
Dec 19, 2025
Viaarxiv icon

Static Batching of Irregular Workloads on GPUs: Framework and Application to Efficient MoE Model Inference

Add code
Jan 27, 2025
Figure 1 for Static Batching of Irregular Workloads on GPUs: Framework and Application to Efficient MoE Model Inference
Viaarxiv icon

CTA-Net: A CNN-Transformer Aggregation Network for Improving Multi-Scale Feature Extraction

Add code
Oct 15, 2024
Figure 1 for CTA-Net: A CNN-Transformer Aggregation Network for Improving Multi-Scale Feature Extraction
Figure 2 for CTA-Net: A CNN-Transformer Aggregation Network for Improving Multi-Scale Feature Extraction
Figure 3 for CTA-Net: A CNN-Transformer Aggregation Network for Improving Multi-Scale Feature Extraction
Figure 4 for CTA-Net: A CNN-Transformer Aggregation Network for Improving Multi-Scale Feature Extraction
Viaarxiv icon

Accelerating Graph Neural Networks on Real Processing-In-Memory Systems

Add code
Feb 26, 2024
Figure 1 for Accelerating Graph Neural Networks on Real Processing-In-Memory Systems
Figure 2 for Accelerating Graph Neural Networks on Real Processing-In-Memory Systems
Figure 3 for Accelerating Graph Neural Networks on Real Processing-In-Memory Systems
Figure 4 for Accelerating Graph Neural Networks on Real Processing-In-Memory Systems
Viaarxiv icon

LOGEN: Few-shot Logical Knowledge-Conditioned Text Generation with Self-training

Add code
Dec 02, 2021
Figure 1 for LOGEN: Few-shot Logical Knowledge-Conditioned Text Generation with Self-training
Figure 2 for LOGEN: Few-shot Logical Knowledge-Conditioned Text Generation with Self-training
Figure 3 for LOGEN: Few-shot Logical Knowledge-Conditioned Text Generation with Self-training
Figure 4 for LOGEN: Few-shot Logical Knowledge-Conditioned Text Generation with Self-training
Viaarxiv icon

GCN-RL Circuit Designer: Transferable Transistor Sizing with Graph Neural Networks and Reinforcement Learning

Add code
Apr 30, 2020
Figure 1 for GCN-RL Circuit Designer: Transferable Transistor Sizing with Graph Neural Networks and Reinforcement Learning
Figure 2 for GCN-RL Circuit Designer: Transferable Transistor Sizing with Graph Neural Networks and Reinforcement Learning
Figure 3 for GCN-RL Circuit Designer: Transferable Transistor Sizing with Graph Neural Networks and Reinforcement Learning
Figure 4 for GCN-RL Circuit Designer: Transferable Transistor Sizing with Graph Neural Networks and Reinforcement Learning
Viaarxiv icon

Towards Making the Most of BERT in Neural Machine Translation

Add code
Aug 30, 2019
Figure 1 for Towards Making the Most of BERT in Neural Machine Translation
Figure 2 for Towards Making the Most of BERT in Neural Machine Translation
Figure 3 for Towards Making the Most of BERT in Neural Machine Translation
Figure 4 for Towards Making the Most of BERT in Neural Machine Translation
Viaarxiv icon

Learning to Design Circuits

Add code
Jan 17, 2019
Figure 1 for Learning to Design Circuits
Figure 2 for Learning to Design Circuits
Figure 3 for Learning to Design Circuits
Figure 4 for Learning to Design Circuits
Viaarxiv icon