Picture for Vitali Karasenko

Vitali Karasenko

Kirchhoff-Institute for Physics, Heidelberg, Germany

A Scalable Approach to Modeling on Accelerated Neuromorphic Hardware

Add code
Mar 21, 2022
Figure 1 for A Scalable Approach to Modeling on Accelerated Neuromorphic Hardware
Figure 2 for A Scalable Approach to Modeling on Accelerated Neuromorphic Hardware
Figure 3 for A Scalable Approach to Modeling on Accelerated Neuromorphic Hardware
Figure 4 for A Scalable Approach to Modeling on Accelerated Neuromorphic Hardware
Viaarxiv icon

Demonstrating BrainScaleS-2 Inter-Chip Pulse-Communication using EXTOLL

Add code
Mar 03, 2022
Figure 1 for Demonstrating BrainScaleS-2 Inter-Chip Pulse-Communication using EXTOLL
Figure 2 for Demonstrating BrainScaleS-2 Inter-Chip Pulse-Communication using EXTOLL
Viaarxiv icon

Inference with Artificial Neural Networks on Analog Neuromorphic Hardware

Add code
Jul 01, 2020
Figure 1 for Inference with Artificial Neural Networks on Analog Neuromorphic Hardware
Figure 2 for Inference with Artificial Neural Networks on Analog Neuromorphic Hardware
Figure 3 for Inference with Artificial Neural Networks on Analog Neuromorphic Hardware
Figure 4 for Inference with Artificial Neural Networks on Analog Neuromorphic Hardware
Viaarxiv icon

Training spiking multi-layer networks with surrogate gradients on an analog neuromorphic substrate

Add code
Jun 12, 2020
Figure 1 for Training spiking multi-layer networks with surrogate gradients on an analog neuromorphic substrate
Figure 2 for Training spiking multi-layer networks with surrogate gradients on an analog neuromorphic substrate
Figure 3 for Training spiking multi-layer networks with surrogate gradients on an analog neuromorphic substrate
Figure 4 for Training spiking multi-layer networks with surrogate gradients on an analog neuromorphic substrate
Viaarxiv icon

Verification and Design Methods for the BrainScaleS Neuromorphic Hardware System

Add code
Mar 25, 2020
Figure 1 for Verification and Design Methods for the BrainScaleS Neuromorphic Hardware System
Figure 2 for Verification and Design Methods for the BrainScaleS Neuromorphic Hardware System
Figure 3 for Verification and Design Methods for the BrainScaleS Neuromorphic Hardware System
Figure 4 for Verification and Design Methods for the BrainScaleS Neuromorphic Hardware System
Viaarxiv icon

Versatile emulation of spiking neural networks on an accelerated neuromorphic substrate

Add code
Dec 30, 2019
Figure 1 for Versatile emulation of spiking neural networks on an accelerated neuromorphic substrate
Figure 2 for Versatile emulation of spiking neural networks on an accelerated neuromorphic substrate
Figure 3 for Versatile emulation of spiking neural networks on an accelerated neuromorphic substrate
Figure 4 for Versatile emulation of spiking neural networks on an accelerated neuromorphic substrate
Viaarxiv icon

Generative models on accelerated neuromorphic hardware

Add code
Jul 11, 2018
Figure 1 for Generative models on accelerated neuromorphic hardware
Figure 2 for Generative models on accelerated neuromorphic hardware
Figure 3 for Generative models on accelerated neuromorphic hardware
Figure 4 for Generative models on accelerated neuromorphic hardware
Viaarxiv icon

Pattern representation and recognition with accelerated analog neuromorphic systems

Add code
Jul 03, 2017
Figure 1 for Pattern representation and recognition with accelerated analog neuromorphic systems
Figure 2 for Pattern representation and recognition with accelerated analog neuromorphic systems
Figure 3 for Pattern representation and recognition with accelerated analog neuromorphic systems
Viaarxiv icon

Neuromorphic Hardware In The Loop: Training a Deep Spiking Network on the BrainScaleS Wafer-Scale System

Add code
Mar 06, 2017
Figure 1 for Neuromorphic Hardware In The Loop: Training a Deep Spiking Network on the BrainScaleS Wafer-Scale System
Figure 2 for Neuromorphic Hardware In The Loop: Training a Deep Spiking Network on the BrainScaleS Wafer-Scale System
Figure 3 for Neuromorphic Hardware In The Loop: Training a Deep Spiking Network on the BrainScaleS Wafer-Scale System
Figure 4 for Neuromorphic Hardware In The Loop: Training a Deep Spiking Network on the BrainScaleS Wafer-Scale System
Viaarxiv icon