Picture for Rina Panigrahy

Rina Panigrahy

Universal Model Routing for Efficient LLM Inference

Add code
Feb 12, 2025
Viaarxiv icon

StagFormer: Time Staggering Transformer Decoding for RunningLayers In Parallel

Add code
Jan 26, 2025
Viaarxiv icon

How Transformers Solve Propositional Logic Problems: A Mechanistic Analysis

Add code
Nov 07, 2024
Viaarxiv icon

Causal Language Modeling Can Elicit Search and Reasoning Capabilities on Logic Puzzles

Add code
Sep 16, 2024
Figure 1 for Causal Language Modeling Can Elicit Search and Reasoning Capabilities on Logic Puzzles
Figure 2 for Causal Language Modeling Can Elicit Search and Reasoning Capabilities on Logic Puzzles
Figure 3 for Causal Language Modeling Can Elicit Search and Reasoning Capabilities on Logic Puzzles
Figure 4 for Causal Language Modeling Can Elicit Search and Reasoning Capabilities on Logic Puzzles
Viaarxiv icon

Simple Mechanisms for Representing, Indexing and Manipulating Concepts

Add code
Oct 18, 2023
Viaarxiv icon

The Power of External Memory in Increasing Predictive Model Capacity

Add code
Jan 31, 2023
Figure 1 for The Power of External Memory in Increasing Predictive Model Capacity
Figure 2 for The Power of External Memory in Increasing Predictive Model Capacity
Figure 3 for The Power of External Memory in Increasing Predictive Model Capacity
Figure 4 for The Power of External Memory in Increasing Predictive Model Capacity
Viaarxiv icon

Alternating Updates for Efficient Transformers

Add code
Jan 30, 2023
Figure 1 for Alternating Updates for Efficient Transformers
Figure 2 for Alternating Updates for Efficient Transformers
Figure 3 for Alternating Updates for Efficient Transformers
Figure 4 for Alternating Updates for Efficient Transformers
Viaarxiv icon

A Theoretical View on Sparsely Activated Networks

Add code
Aug 08, 2022
Figure 1 for A Theoretical View on Sparsely Activated Networks
Figure 2 for A Theoretical View on Sparsely Activated Networks
Figure 3 for A Theoretical View on Sparsely Activated Networks
Figure 4 for A Theoretical View on Sparsely Activated Networks
Viaarxiv icon

A Unified Cascaded Encoder ASR Model for Dynamic Model Sizes

Add code
Apr 20, 2022
Figure 1 for A Unified Cascaded Encoder ASR Model for Dynamic Model Sizes
Figure 2 for A Unified Cascaded Encoder ASR Model for Dynamic Model Sizes
Figure 3 for A Unified Cascaded Encoder ASR Model for Dynamic Model Sizes
Figure 4 for A Unified Cascaded Encoder ASR Model for Dynamic Model Sizes
Viaarxiv icon

Provable Hierarchical Lifelong Learning with a Sketch-based Modular Architecture

Add code
Dec 21, 2021
Figure 1 for Provable Hierarchical Lifelong Learning with a Sketch-based Modular Architecture
Figure 2 for Provable Hierarchical Lifelong Learning with a Sketch-based Modular Architecture
Figure 3 for Provable Hierarchical Lifelong Learning with a Sketch-based Modular Architecture
Figure 4 for Provable Hierarchical Lifelong Learning with a Sketch-based Modular Architecture
Viaarxiv icon