Picture for Rajesh K. Gupta

Rajesh K. Gupta

Matching Skeleton-based Activity Representations with Heterogeneous Signals for HAR

Add code
Mar 17, 2025
Viaarxiv icon

Orthogonal Calibration for Asynchronous Federated Learning

Add code
Feb 21, 2025
Viaarxiv icon

Downstream Task Guided Masking Learning in Masked Autoencoders Using Multi-Level Optimization

Add code
Feb 28, 2024
Viaarxiv icon

Large Language Models for Time Series: A Survey

Add code
Feb 06, 2024
Viaarxiv icon

Misusing Tools in Large Language Models With Visual Adversarial Examples

Add code
Oct 04, 2023
Viaarxiv icon

Federated Learning with Client-Exclusive Classes

Add code
Jan 01, 2023
Viaarxiv icon

Modeling Label Semantics Improves Activity Recognition

Add code
Jan 01, 2023
Figure 1 for Modeling Label Semantics Improves Activity Recognition
Figure 2 for Modeling Label Semantics Improves Activity Recognition
Figure 3 for Modeling Label Semantics Improves Activity Recognition
Figure 4 for Modeling Label Semantics Improves Activity Recognition
Viaarxiv icon

ACES -- Automatic Configuration of Energy Harvesting Sensors with Reinforcement Learning

Add code
Sep 04, 2019
Figure 1 for ACES -- Automatic Configuration of Energy Harvesting Sensors with Reinforcement Learning
Figure 2 for ACES -- Automatic Configuration of Energy Harvesting Sensors with Reinforcement Learning
Figure 3 for ACES -- Automatic Configuration of Energy Harvesting Sensors with Reinforcement Learning
Figure 4 for ACES -- Automatic Configuration of Energy Harvesting Sensors with Reinforcement Learning
Viaarxiv icon

Associative Convolutional Layers

Add code
Jun 12, 2019
Figure 1 for Associative Convolutional Layers
Figure 2 for Associative Convolutional Layers
Figure 3 for Associative Convolutional Layers
Figure 4 for Associative Convolutional Layers
Viaarxiv icon

Binarized Convolutional Neural Networks with Separable Filters for Efficient Hardware Acceleration

Add code
Jul 15, 2017
Figure 1 for Binarized Convolutional Neural Networks with Separable Filters for Efficient Hardware Acceleration
Figure 2 for Binarized Convolutional Neural Networks with Separable Filters for Efficient Hardware Acceleration
Figure 3 for Binarized Convolutional Neural Networks with Separable Filters for Efficient Hardware Acceleration
Figure 4 for Binarized Convolutional Neural Networks with Separable Filters for Efficient Hardware Acceleration
Viaarxiv icon