Picture for Yanjun Zhang

Yanjun Zhang

Memorization in deep learning: A survey

Add code
Jun 06, 2024
Viaarxiv icon

Large Language Model Watermark Stealing With Mixed Integer Programming

Add code
May 30, 2024
Viaarxiv icon

Detector Collapse: Backdooring Object Detection to Catastrophic Overload or Blindness

Add code
Apr 17, 2024
Viaarxiv icon

AGRAMPLIFIER: Defending Federated Learning Against Poisoning Attacks Through Local Update Amplification

Add code
Nov 23, 2023
Viaarxiv icon

Client-side Gradient Inversion Against Federated Learning from Poisoning

Add code
Sep 14, 2023
Viaarxiv icon

Masked Language Model Based Textual Adversarial Example Detection

Add code
Apr 19, 2023
Viaarxiv icon

Confined Gradient Descent: Privacy-preserving Optimization for Federated Learning

Add code
Apr 27, 2021
Figure 1 for Confined Gradient Descent: Privacy-preserving Optimization for Federated Learning
Figure 2 for Confined Gradient Descent: Privacy-preserving Optimization for Federated Learning
Figure 3 for Confined Gradient Descent: Privacy-preserving Optimization for Federated Learning
Figure 4 for Confined Gradient Descent: Privacy-preserving Optimization for Federated Learning
Viaarxiv icon

iELAS: An ELAS-Based Energy-Efficient Accelerator for Real-Time Stereo Matching on FPGA Platform

Add code
Apr 11, 2021
Figure 1 for iELAS: An ELAS-Based Energy-Efficient Accelerator for Real-Time Stereo Matching on FPGA Platform
Figure 2 for iELAS: An ELAS-Based Energy-Efficient Accelerator for Real-Time Stereo Matching on FPGA Platform
Figure 3 for iELAS: An ELAS-Based Energy-Efficient Accelerator for Real-Time Stereo Matching on FPGA Platform
Figure 4 for iELAS: An ELAS-Based Energy-Efficient Accelerator for Real-Time Stereo Matching on FPGA Platform
Viaarxiv icon

An Energy-Efficient Quad-Camera Visual System for Autonomous Machines on FPGA Platform

Add code
Apr 01, 2021
Figure 1 for An Energy-Efficient Quad-Camera Visual System for Autonomous Machines on FPGA Platform
Figure 2 for An Energy-Efficient Quad-Camera Visual System for Autonomous Machines on FPGA Platform
Figure 3 for An Energy-Efficient Quad-Camera Visual System for Autonomous Machines on FPGA Platform
Figure 4 for An Energy-Efficient Quad-Camera Visual System for Autonomous Machines on FPGA Platform
Viaarxiv icon

Hierarchical method for cataract grading based on retinal images using improved Haar wavelet

Add code
Apr 02, 2019
Figure 1 for Hierarchical method for cataract grading based on retinal images using improved Haar wavelet
Figure 2 for Hierarchical method for cataract grading based on retinal images using improved Haar wavelet
Figure 3 for Hierarchical method for cataract grading based on retinal images using improved Haar wavelet
Figure 4 for Hierarchical method for cataract grading based on retinal images using improved Haar wavelet
Viaarxiv icon