Picture for Runze Liu

Runze Liu

A Large Language Model-Driven Reward Design Framework via Dynamic Feedback for Reinforcement Learning

Add code
Oct 18, 2024
Viaarxiv icon

Unsupervised Monocular Depth Estimation Based on Hierarchical Feature-Guided Diffusion

Add code
Jun 14, 2024
Viaarxiv icon

SEABO: A Simple Search-Based Method for Offline Imitation Learning

Add code
Feb 06, 2024
Viaarxiv icon

Individualized Deepfake Detection Exploiting Traces Due to Double Neural-Network Operations

Add code
Dec 13, 2023
Viaarxiv icon

Zero-shot Preference Learning for Offline RL via Optimal Transport

Add code
Jun 06, 2023
Viaarxiv icon

Eventor: An Efficient Event-Based Monocular Multi-View Stereo Accelerator on FPGA Platform

Add code
Mar 29, 2022
Figure 1 for Eventor: An Efficient Event-Based Monocular Multi-View Stereo Accelerator on FPGA Platform
Figure 2 for Eventor: An Efficient Event-Based Monocular Multi-View Stereo Accelerator on FPGA Platform
Figure 3 for Eventor: An Efficient Event-Based Monocular Multi-View Stereo Accelerator on FPGA Platform
Figure 4 for Eventor: An Efficient Event-Based Monocular Multi-View Stereo Accelerator on FPGA Platform
Viaarxiv icon

Modeling the Nonsmoothness of Modern Neural Networks

Add code
Mar 26, 2021
Figure 1 for Modeling the Nonsmoothness of Modern Neural Networks
Figure 2 for Modeling the Nonsmoothness of Modern Neural Networks
Figure 3 for Modeling the Nonsmoothness of Modern Neural Networks
Figure 4 for Modeling the Nonsmoothness of Modern Neural Networks
Viaarxiv icon

RoeNets: Predicting Discontinuity of Hyperbolic Systems from Continuous Data

Add code
Jun 07, 2020
Figure 1 for RoeNets: Predicting Discontinuity of Hyperbolic Systems from Continuous Data
Figure 2 for RoeNets: Predicting Discontinuity of Hyperbolic Systems from Continuous Data
Figure 3 for RoeNets: Predicting Discontinuity of Hyperbolic Systems from Continuous Data
Figure 4 for RoeNets: Predicting Discontinuity of Hyperbolic Systems from Continuous Data
Viaarxiv icon

Efficient Computation Reduction in Bayesian Neural Networks Through Feature Decomposition and Memorization

Add code
May 08, 2020
Figure 1 for Efficient Computation Reduction in Bayesian Neural Networks Through Feature Decomposition and Memorization
Figure 2 for Efficient Computation Reduction in Bayesian Neural Networks Through Feature Decomposition and Memorization
Figure 3 for Efficient Computation Reduction in Bayesian Neural Networks Through Feature Decomposition and Memorization
Figure 4 for Efficient Computation Reduction in Bayesian Neural Networks Through Feature Decomposition and Memorization
Viaarxiv icon

eSLAM: An Energy-Efficient Accelerator for Real-Time ORB-SLAM on FPGA Platform

Add code
Jun 03, 2019
Figure 1 for eSLAM: An Energy-Efficient Accelerator for Real-Time ORB-SLAM on FPGA Platform
Figure 2 for eSLAM: An Energy-Efficient Accelerator for Real-Time ORB-SLAM on FPGA Platform
Figure 3 for eSLAM: An Energy-Efficient Accelerator for Real-Time ORB-SLAM on FPGA Platform
Figure 4 for eSLAM: An Energy-Efficient Accelerator for Real-Time ORB-SLAM on FPGA Platform
Viaarxiv icon