Picture for Chao Shen

Chao Shen

Unveiling Provider Bias in Large Language Models for Code Generation

Add code
Jan 14, 2025
Viaarxiv icon

CALM: Curiosity-Driven Auditing for Large Language Models

Add code
Jan 06, 2025
Figure 1 for CALM: Curiosity-Driven Auditing for Large Language Models
Figure 2 for CALM: Curiosity-Driven Auditing for Large Language Models
Figure 3 for CALM: Curiosity-Driven Auditing for Large Language Models
Figure 4 for CALM: Curiosity-Driven Auditing for Large Language Models
Viaarxiv icon

Improving Integrated Gradient-based Transferable Adversarial Examples by Refining the Integration Path

Add code
Dec 25, 2024
Viaarxiv icon

Nullu: Mitigating Object Hallucinations in Large Vision-Language Models via HalluSpace Projection

Add code
Dec 18, 2024
Viaarxiv icon

Speech-Forensics: Towards Comprehensive Synthetic Speech Dataset Establishment and Analysis

Add code
Dec 12, 2024
Viaarxiv icon

Can Targeted Clean-Label Poisoning Attacks Generalize?

Add code
Dec 05, 2024
Viaarxiv icon

In-situ Self-optimization of Quantum Dot Emission for Lasers by Machine-Learning Assisted Epitaxy

Add code
Nov 01, 2024
Viaarxiv icon

Enhancing Mathematical Reasoning in LLMs by Stepwise Correction

Add code
Oct 16, 2024
Figure 1 for Enhancing Mathematical Reasoning in LLMs by Stepwise Correction
Figure 2 for Enhancing Mathematical Reasoning in LLMs by Stepwise Correction
Figure 3 for Enhancing Mathematical Reasoning in LLMs by Stepwise Correction
Figure 4 for Enhancing Mathematical Reasoning in LLMs by Stepwise Correction
Viaarxiv icon

Edge-guided inverse design of digital metamaterials for ultra-high-capacity on-chip multi-dimensional interconnect

Add code
Oct 10, 2024
Figure 1 for Edge-guided inverse design of digital metamaterials for ultra-high-capacity on-chip multi-dimensional interconnect
Figure 2 for Edge-guided inverse design of digital metamaterials for ultra-high-capacity on-chip multi-dimensional interconnect
Figure 3 for Edge-guided inverse design of digital metamaterials for ultra-high-capacity on-chip multi-dimensional interconnect
Figure 4 for Edge-guided inverse design of digital metamaterials for ultra-high-capacity on-chip multi-dimensional interconnect
Viaarxiv icon

Speculative Coreset Selection for Task-Specific Fine-tuning

Add code
Oct 02, 2024
Viaarxiv icon