Picture for Tarun Suresh

Tarun Suresh

Unsupervised Diffusion Solver for Combinatorial Optimization via Combinatorial Adjoint Matching

Add code
May 29, 2026
Viaarxiv icon

Agentic Separation Logic Specification Synthesis

Add code
May 26, 2026
Viaarxiv icon

TRACE: Capability-Targeted Agentic Training

Add code
Apr 07, 2026
Viaarxiv icon

SweRank+: Multilingual, Multi-Turn Code Ranking for Software Issue Localization

Add code
Dec 23, 2025
Viaarxiv icon

DINGO: Constrained Inference for Diffusion LLMs

Add code
May 29, 2025
Viaarxiv icon

Learning a Pessimistic Reward Model in RLHF

Add code
May 26, 2025
Figure 1 for Learning a Pessimistic Reward Model in RLHF
Figure 2 for Learning a Pessimistic Reward Model in RLHF
Figure 3 for Learning a Pessimistic Reward Model in RLHF
Viaarxiv icon

SATBench: Benchmarking LLMs' Logical Reasoning via Automated Puzzle Generation from SAT Formulas

Add code
May 20, 2025
Figure 1 for SATBench: Benchmarking LLMs' Logical Reasoning via Automated Puzzle Generation from SAT Formulas
Figure 2 for SATBench: Benchmarking LLMs' Logical Reasoning via Automated Puzzle Generation from SAT Formulas
Figure 3 for SATBench: Benchmarking LLMs' Logical Reasoning via Automated Puzzle Generation from SAT Formulas
Figure 4 for SATBench: Benchmarking LLMs' Logical Reasoning via Automated Puzzle Generation from SAT Formulas
Viaarxiv icon

Improving Assembly Code Performance with Large Language Models via Reinforcement Learning

Add code
May 16, 2025
Figure 1 for Improving Assembly Code Performance with Large Language Models via Reinforcement Learning
Figure 2 for Improving Assembly Code Performance with Large Language Models via Reinforcement Learning
Figure 3 for Improving Assembly Code Performance with Large Language Models via Reinforcement Learning
Figure 4 for Improving Assembly Code Performance with Large Language Models via Reinforcement Learning
Viaarxiv icon

SweRank: Software Issue Localization with Code Ranking

Add code
May 07, 2025
Viaarxiv icon

VeriCoder: Enhancing LLM-Based RTL Code Generation through Functional Correctness Validation

Add code
Apr 22, 2025
Figure 1 for VeriCoder: Enhancing LLM-Based RTL Code Generation through Functional Correctness Validation
Figure 2 for VeriCoder: Enhancing LLM-Based RTL Code Generation through Functional Correctness Validation
Figure 3 for VeriCoder: Enhancing LLM-Based RTL Code Generation through Functional Correctness Validation
Figure 4 for VeriCoder: Enhancing LLM-Based RTL Code Generation through Functional Correctness Validation
Viaarxiv icon