Picture for Dongchao Wen

Dongchao Wen

Confidence-Aware RGB-D Face Recognition via Virtual Depth Synthesis

Add code
Mar 16, 2024
Viaarxiv icon

Enhancing Generalization of Invisible Facial Privacy Cloak via Gradient Accumulation

Add code
Jan 03, 2024
Viaarxiv icon

Gradient Attention Balance Network: Mitigating Face Recognition Racial Bias via Gradient Attention

Add code
Apr 05, 2023
Viaarxiv icon

Dive into the Resolution Augmentations and Metrics in Low Resolution Face Recognition: A Plain yet Effective New Baseline

Add code
Feb 11, 2023
Viaarxiv icon

Model and Data Agreement for Learning with Noisy Labels

Add code
Dec 02, 2022
Viaarxiv icon

SFace: Sigmoid-Constrained Hypersphere Loss for Robust Face Recognition

Add code
May 24, 2022
Figure 1 for SFace: Sigmoid-Constrained Hypersphere Loss for Robust Face Recognition
Figure 2 for SFace: Sigmoid-Constrained Hypersphere Loss for Robust Face Recognition
Figure 3 for SFace: Sigmoid-Constrained Hypersphere Loss for Robust Face Recognition
Figure 4 for SFace: Sigmoid-Constrained Hypersphere Loss for Robust Face Recognition
Viaarxiv icon

CASSOD-Net: Cascaded and Separable Structures of Dilated Convolution for Embedded Vision Systems and Applications

Add code
Apr 29, 2021
Figure 1 for CASSOD-Net: Cascaded and Separable Structures of Dilated Convolution for Embedded Vision Systems and Applications
Figure 2 for CASSOD-Net: Cascaded and Separable Structures of Dilated Convolution for Embedded Vision Systems and Applications
Figure 3 for CASSOD-Net: Cascaded and Separable Structures of Dilated Convolution for Embedded Vision Systems and Applications
Figure 4 for CASSOD-Net: Cascaded and Separable Structures of Dilated Convolution for Embedded Vision Systems and Applications
Viaarxiv icon

Hardware Architecture of Embedded Inference Accelerator and Analysis of Algorithms for Depthwise and Large-Kernel Convolutions

Add code
Apr 29, 2021
Figure 1 for Hardware Architecture of Embedded Inference Accelerator and Analysis of Algorithms for Depthwise and Large-Kernel Convolutions
Figure 2 for Hardware Architecture of Embedded Inference Accelerator and Analysis of Algorithms for Depthwise and Large-Kernel Convolutions
Figure 3 for Hardware Architecture of Embedded Inference Accelerator and Analysis of Algorithms for Depthwise and Large-Kernel Convolutions
Figure 4 for Hardware Architecture of Embedded Inference Accelerator and Analysis of Algorithms for Depthwise and Large-Kernel Convolutions
Viaarxiv icon

Condensation-Net: Memory-Efficient Network Architecture with Cross-Channel Pooling Layers and Virtual Feature Maps

Add code
Apr 29, 2021
Figure 1 for Condensation-Net: Memory-Efficient Network Architecture with Cross-Channel Pooling Layers and Virtual Feature Maps
Figure 2 for Condensation-Net: Memory-Efficient Network Architecture with Cross-Channel Pooling Layers and Virtual Feature Maps
Figure 3 for Condensation-Net: Memory-Efficient Network Architecture with Cross-Channel Pooling Layers and Virtual Feature Maps
Figure 4 for Condensation-Net: Memory-Efficient Network Architecture with Cross-Channel Pooling Layers and Virtual Feature Maps
Viaarxiv icon

BAMSProd: A Step towards Generalizing the Adaptive Optimization Methods to Deep Binary Model

Add code
Sep 29, 2020
Figure 1 for BAMSProd: A Step towards Generalizing the Adaptive Optimization Methods to Deep Binary Model
Figure 2 for BAMSProd: A Step towards Generalizing the Adaptive Optimization Methods to Deep Binary Model
Figure 3 for BAMSProd: A Step towards Generalizing the Adaptive Optimization Methods to Deep Binary Model
Figure 4 for BAMSProd: A Step towards Generalizing the Adaptive Optimization Methods to Deep Binary Model
Viaarxiv icon