Picture for Priyadarshini Panda

Priyadarshini Panda

Event2Vec: Processing neuromorphic events directly by representations in vector space

Add code
Apr 21, 2025
Viaarxiv icon

GPTQv2: Efficient Finetuning-Free Quantization for Asymmetric Calibration

Add code
Apr 03, 2025
Viaarxiv icon

Low-power Spike-based Wearable Analytics on RRAM Crossbars

Add code
Feb 10, 2025
Figure 1 for Low-power Spike-based Wearable Analytics on RRAM Crossbars
Figure 2 for Low-power Spike-based Wearable Analytics on RRAM Crossbars
Figure 3 for Low-power Spike-based Wearable Analytics on RRAM Crossbars
Figure 4 for Low-power Spike-based Wearable Analytics on RRAM Crossbars
Viaarxiv icon

Intelligent Sensing-to-Action for Robust Autonomy at the Edge: Opportunities and Challenges

Add code
Feb 04, 2025
Viaarxiv icon

TesseraQ: Ultra Low-Bit LLM Post-Training Quantization with Block Reconstruction

Add code
Oct 24, 2024
Figure 1 for TesseraQ: Ultra Low-Bit LLM Post-Training Quantization with Block Reconstruction
Figure 2 for TesseraQ: Ultra Low-Bit LLM Post-Training Quantization with Block Reconstruction
Figure 3 for TesseraQ: Ultra Low-Bit LLM Post-Training Quantization with Block Reconstruction
Figure 4 for TesseraQ: Ultra Low-Bit LLM Post-Training Quantization with Block Reconstruction
Viaarxiv icon

Spiking Transformer with Spatial-Temporal Attention

Add code
Sep 29, 2024
Figure 1 for Spiking Transformer with Spatial-Temporal Attention
Figure 2 for Spiking Transformer with Spatial-Temporal Attention
Figure 3 for Spiking Transformer with Spatial-Temporal Attention
Figure 4 for Spiking Transformer with Spatial-Temporal Attention
Viaarxiv icon

ReSpike: Residual Frames-based Hybrid Spiking Neural Networks for Efficient Action Recognition

Add code
Sep 03, 2024
Viaarxiv icon

When In-memory Computing Meets Spiking Neural Networks -- A Perspective on Device-Circuit-System-and-Algorithm Co-design

Add code
Aug 22, 2024
Figure 1 for When In-memory Computing Meets Spiking Neural Networks -- A Perspective on Device-Circuit-System-and-Algorithm Co-design
Figure 2 for When In-memory Computing Meets Spiking Neural Networks -- A Perspective on Device-Circuit-System-and-Algorithm Co-design
Figure 3 for When In-memory Computing Meets Spiking Neural Networks -- A Perspective on Device-Circuit-System-and-Algorithm Co-design
Figure 4 for When In-memory Computing Meets Spiking Neural Networks -- A Perspective on Device-Circuit-System-and-Algorithm Co-design
Viaarxiv icon

TReX- Reusing Vision Transformer's Attention for Efficient Xbar-based Computing

Add code
Aug 22, 2024
Figure 1 for TReX- Reusing Vision Transformer's Attention for Efficient Xbar-based Computing
Figure 2 for TReX- Reusing Vision Transformer's Attention for Efficient Xbar-based Computing
Figure 3 for TReX- Reusing Vision Transformer's Attention for Efficient Xbar-based Computing
Figure 4 for TReX- Reusing Vision Transformer's Attention for Efficient Xbar-based Computing
Viaarxiv icon

LoAS: Fully Temporal-Parallel Datatflow for Dual-Sparse Spiking Neural Networks

Add code
Jul 19, 2024
Viaarxiv icon