Picture for Brendan Dolan-Gavitt

Brendan Dolan-Gavitt

New York University

EnIGMA: Enhanced Interactive Generative Model Agent for CTF Challenges

Add code
Sep 24, 2024
Figure 1 for EnIGMA: Enhanced Interactive Generative Model Agent for CTF Challenges
Figure 2 for EnIGMA: Enhanced Interactive Generative Model Agent for CTF Challenges
Figure 3 for EnIGMA: Enhanced Interactive Generative Model Agent for CTF Challenges
Figure 4 for EnIGMA: Enhanced Interactive Generative Model Agent for CTF Challenges
Viaarxiv icon

ARVO: Atlas of Reproducible Vulnerabilities for Open Source Software

Add code
Aug 04, 2024
Figure 1 for ARVO: Atlas of Reproducible Vulnerabilities for Open Source Software
Figure 2 for ARVO: Atlas of Reproducible Vulnerabilities for Open Source Software
Figure 3 for ARVO: Atlas of Reproducible Vulnerabilities for Open Source Software
Figure 4 for ARVO: Atlas of Reproducible Vulnerabilities for Open Source Software
Viaarxiv icon

NYU CTF Dataset: A Scalable Open-Source Benchmark Dataset for Evaluating LLMs in Offensive Security

Add code
Jun 08, 2024
Viaarxiv icon

Model Cascading for Code: Reducing Inference Costs with Model Cascading for LLM Based Code Generation

Add code
May 24, 2024
Viaarxiv icon

VeriGen: A Large Language Model for Verilog Code Generation

Add code
Jul 28, 2023
Viaarxiv icon

LLM-assisted Generation of Hardware Assertions

Add code
Jun 24, 2023
Figure 1 for LLM-assisted Generation of Hardware Assertions
Figure 2 for LLM-assisted Generation of Hardware Assertions
Figure 3 for LLM-assisted Generation of Hardware Assertions
Figure 4 for LLM-assisted Generation of Hardware Assertions
Viaarxiv icon

StarCoder: may the source be with you!

Add code
May 09, 2023
Viaarxiv icon

Can deepfakes be created by novice users?

Add code
Apr 28, 2023
Viaarxiv icon

Beyond the C: Retargetable Decompilation using Neural Machine Translation

Add code
Dec 17, 2022
Viaarxiv icon

Benchmarking Large Language Models for Automated Verilog RTL Code Generation

Add code
Dec 13, 2022
Figure 1 for Benchmarking Large Language Models for Automated Verilog RTL Code Generation
Figure 2 for Benchmarking Large Language Models for Automated Verilog RTL Code Generation
Figure 3 for Benchmarking Large Language Models for Automated Verilog RTL Code Generation
Figure 4 for Benchmarking Large Language Models for Automated Verilog RTL Code Generation
Viaarxiv icon