Picture for Ramesh Karri

Ramesh Karri

New York University

Can Reasoning Models Reason about Hardware? An Agentic HLS Perspective

Add code
Mar 17, 2025
Viaarxiv icon

VeriContaminated: Assessing LLM-Driven Verilog Coding for Data Contamination

Add code
Mar 17, 2025
Viaarxiv icon

VeriLeaky: Navigating IP Protection vs Utility in Fine-Tuning for LLM-Driven Verilog Coding

Add code
Mar 17, 2025
Viaarxiv icon

Survey of different Large Language Model Architectures: Trends, Benchmarks, and Challenges

Add code
Dec 04, 2024
Viaarxiv icon

PrefixLLM: LLM-aided Prefix Circuit Design

Add code
Dec 03, 2024
Figure 1 for PrefixLLM: LLM-aided Prefix Circuit Design
Figure 2 for PrefixLLM: LLM-aided Prefix Circuit Design
Figure 3 for PrefixLLM: LLM-aided Prefix Circuit Design
Figure 4 for PrefixLLM: LLM-aided Prefix Circuit Design
Viaarxiv icon

EnIGMA: Enhanced Interactive Generative Model Agent for CTF Challenges

Add code
Sep 24, 2024
Figure 1 for EnIGMA: Enhanced Interactive Generative Model Agent for CTF Challenges
Figure 2 for EnIGMA: Enhanced Interactive Generative Model Agent for CTF Challenges
Figure 3 for EnIGMA: Enhanced Interactive Generative Model Agent for CTF Challenges
Figure 4 for EnIGMA: Enhanced Interactive Generative Model Agent for CTF Challenges
Viaarxiv icon

HiFi-CS: Towards Open Vocabulary Visual Grounding For Robotic Grasping Using Vision-Language Models

Add code
Sep 16, 2024
Figure 1 for HiFi-CS: Towards Open Vocabulary Visual Grounding For Robotic Grasping Using Vision-Language Models
Figure 2 for HiFi-CS: Towards Open Vocabulary Visual Grounding For Robotic Grasping Using Vision-Language Models
Figure 3 for HiFi-CS: Towards Open Vocabulary Visual Grounding For Robotic Grasping Using Vision-Language Models
Figure 4 for HiFi-CS: Towards Open Vocabulary Visual Grounding For Robotic Grasping Using Vision-Language Models
Viaarxiv icon

Rome was Not Built in a Single Step: Hierarchical Prompting for LLM-based Chip Design

Add code
Jul 23, 2024
Figure 1 for Rome was Not Built in a Single Step: Hierarchical Prompting for LLM-based Chip Design
Figure 2 for Rome was Not Built in a Single Step: Hierarchical Prompting for LLM-based Chip Design
Figure 3 for Rome was Not Built in a Single Step: Hierarchical Prompting for LLM-based Chip Design
Figure 4 for Rome was Not Built in a Single Step: Hierarchical Prompting for LLM-based Chip Design
Viaarxiv icon

SENTAUR: Security EnhaNced Trojan Assessment Using LLMs Against Undesirable Revisions

Add code
Jul 17, 2024
Figure 1 for SENTAUR: Security EnhaNced Trojan Assessment Using LLMs Against Undesirable Revisions
Figure 2 for SENTAUR: Security EnhaNced Trojan Assessment Using LLMs Against Undesirable Revisions
Figure 3 for SENTAUR: Security EnhaNced Trojan Assessment Using LLMs Against Undesirable Revisions
Figure 4 for SENTAUR: Security EnhaNced Trojan Assessment Using LLMs Against Undesirable Revisions
Viaarxiv icon

ASCENT: Amplifying Power Side-Channel Resilience via Learning & Monte-Carlo Tree Search

Add code
Jun 27, 2024
Figure 1 for ASCENT: Amplifying Power Side-Channel Resilience via Learning & Monte-Carlo Tree Search
Figure 2 for ASCENT: Amplifying Power Side-Channel Resilience via Learning & Monte-Carlo Tree Search
Figure 3 for ASCENT: Amplifying Power Side-Channel Resilience via Learning & Monte-Carlo Tree Search
Figure 4 for ASCENT: Amplifying Power Side-Channel Resilience via Learning & Monte-Carlo Tree Search
Viaarxiv icon