Picture for Jitendra Bhandari

Jitendra Bhandari

VeriContaminated: Assessing LLM-Driven Verilog Coding for Data Contamination

Add code
Mar 17, 2025
Viaarxiv icon

VeriLeaky: Navigating IP Protection vs Utility in Fine-Tuning for LLM-Driven Verilog Coding

Add code
Mar 17, 2025
Viaarxiv icon

SENTAUR: Security EnhaNced Trojan Assessment Using LLMs Against Undesirable Revisions

Add code
Jul 17, 2024
Figure 1 for SENTAUR: Security EnhaNced Trojan Assessment Using LLMs Against Undesirable Revisions
Figure 2 for SENTAUR: Security EnhaNced Trojan Assessment Using LLMs Against Undesirable Revisions
Figure 3 for SENTAUR: Security EnhaNced Trojan Assessment Using LLMs Against Undesirable Revisions
Figure 4 for SENTAUR: Security EnhaNced Trojan Assessment Using LLMs Against Undesirable Revisions
Viaarxiv icon

ASCENT: Amplifying Power Side-Channel Resilience via Learning & Monte-Carlo Tree Search

Add code
Jun 27, 2024
Figure 1 for ASCENT: Amplifying Power Side-Channel Resilience via Learning & Monte-Carlo Tree Search
Figure 2 for ASCENT: Amplifying Power Side-Channel Resilience via Learning & Monte-Carlo Tree Search
Figure 3 for ASCENT: Amplifying Power Side-Channel Resilience via Learning & Monte-Carlo Tree Search
Figure 4 for ASCENT: Amplifying Power Side-Channel Resilience via Learning & Monte-Carlo Tree Search
Viaarxiv icon