Picture for Zeng Wang

Zeng Wang

VeriContaminated: Assessing LLM-Driven Verilog Coding for Data Contamination

Add code
Mar 17, 2025
Viaarxiv icon

VeriLeaky: Navigating IP Protection vs Utility in Fine-Tuning for LLM-Driven Verilog Coding

Add code
Mar 17, 2025
Viaarxiv icon

LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust

Add code
May 11, 2024
Viaarxiv icon