Picture for Jeyavijayan Rajendran

Jeyavijayan Rajendran

Texas A&M University

CreativEval: Evaluating Creativity of LLM-Based Hardware Code Generation

Add code
Apr 12, 2024
Figure 1 for CreativEval: Evaluating Creativity of LLM-Based Hardware Code Generation
Figure 2 for CreativEval: Evaluating Creativity of LLM-Based Hardware Code Generation
Viaarxiv icon

Beyond Random Inputs: A Novel ML-Based Hardware Fuzzing

Add code
Apr 10, 2024
Figure 1 for Beyond Random Inputs: A Novel ML-Based Hardware Fuzzing
Figure 2 for Beyond Random Inputs: A Novel ML-Based Hardware Fuzzing
Viaarxiv icon

AttackGNN: Red-Teaming GNNs in Hardware Security Using Reinforcement Learning

Add code
Feb 26, 2024
Viaarxiv icon

Make Every Move Count: LLM-based High-Quality RTL Code Generation Using MCTS

Add code
Feb 05, 2024
Viaarxiv icon

LLM-assisted Generation of Hardware Assertions

Add code
Jun 24, 2023
Figure 1 for LLM-assisted Generation of Hardware Assertions
Figure 2 for LLM-assisted Generation of Hardware Assertions
Figure 3 for LLM-assisted Generation of Hardware Assertions
Figure 4 for LLM-assisted Generation of Hardware Assertions
Viaarxiv icon