Picture for Wayne Luk

Wayne Luk

On the Existence and Behaviour of Secondary Attention Sinks

Add code
Dec 22, 2025
Viaarxiv icon

Accelerating 3D Gaussian Splatting with Neural Sorting and Axis-Oriented Rasterization

Add code
Jun 08, 2025
Figure 1 for Accelerating 3D Gaussian Splatting with Neural Sorting and Axis-Oriented Rasterization
Figure 2 for Accelerating 3D Gaussian Splatting with Neural Sorting and Axis-Oriented Rasterization
Figure 3 for Accelerating 3D Gaussian Splatting with Neural Sorting and Axis-Oriented Rasterization
Figure 4 for Accelerating 3D Gaussian Splatting with Neural Sorting and Axis-Oriented Rasterization
Viaarxiv icon

ASPO: Constraint-Aware Bayesian Optimization for FPGA-based Soft Processors

Add code
Jun 07, 2025
Viaarxiv icon

A3 : an Analytical Low-Rank Approximation Framework for Attention

Add code
May 19, 2025
Viaarxiv icon

FW-Merging: Scaling Model Merging with Frank-Wolfe Optimization

Add code
Mar 16, 2025
Viaarxiv icon

MetaML-Pro: Cross-Stage Design Flow Automation for Efficient Deep Learning Acceleration

Add code
Feb 09, 2025
Viaarxiv icon

Robust Time Series Causal Discovery for Agent-Based Model Validation

Add code
Oct 25, 2024
Viaarxiv icon

Optimizing VarLiNGAM for Scalable and Efficient Time Series Causal Discovery

Add code
Sep 09, 2024
Figure 1 for Optimizing VarLiNGAM for Scalable and Efficient Time Series Causal Discovery
Figure 2 for Optimizing VarLiNGAM for Scalable and Efficient Time Series Causal Discovery
Figure 3 for Optimizing VarLiNGAM for Scalable and Efficient Time Series Causal Discovery
Figure 4 for Optimizing VarLiNGAM for Scalable and Efficient Time Series Causal Discovery
Viaarxiv icon

Accelerating MRI Uncertainty Estimation with Mask-based Bayesian Neural Network

Add code
Jul 07, 2024
Viaarxiv icon

Exploring FPGA designs for MX and beyond

Add code
Jul 01, 2024
Figure 1 for Exploring FPGA designs for MX and beyond
Figure 2 for Exploring FPGA designs for MX and beyond
Figure 3 for Exploring FPGA designs for MX and beyond
Figure 4 for Exploring FPGA designs for MX and beyond
Viaarxiv icon