Picture for Martin Ferianc

Martin Ferianc

Enhancing Dropout-based Bayesian Neural Networks with Multi-Exit on FPGA

Add code
Jun 24, 2024
Viaarxiv icon

Large language models surpass human experts in predicting neuroscience results

Add code
Mar 14, 2024
Viaarxiv icon

SAE: Single Architecture Ensemble Neural Networks

Add code
Feb 09, 2024
Viaarxiv icon

YAMLE: Yet Another Machine Learning Environment

Add code
Feb 09, 2024
Viaarxiv icon

Impact of Noise on Calibration and Generalisation of Neural Networks

Add code
Jun 30, 2023
Viaarxiv icon

Renate: A Library for Real-World Continual Learning

Add code
Apr 24, 2023
Viaarxiv icon

Simple Regularisation for Uncertainty-Aware Knowledge Distillation

Add code
May 19, 2022
Figure 1 for Simple Regularisation for Uncertainty-Aware Knowledge Distillation
Figure 2 for Simple Regularisation for Uncertainty-Aware Knowledge Distillation
Figure 3 for Simple Regularisation for Uncertainty-Aware Knowledge Distillation
Figure 4 for Simple Regularisation for Uncertainty-Aware Knowledge Distillation
Viaarxiv icon

On Causal Inference for Data-free Structured Pruning

Add code
Dec 19, 2021
Figure 1 for On Causal Inference for Data-free Structured Pruning
Figure 2 for On Causal Inference for Data-free Structured Pruning
Figure 3 for On Causal Inference for Data-free Structured Pruning
Figure 4 for On Causal Inference for Data-free Structured Pruning
Viaarxiv icon

Algorithm and Hardware Co-design for Reconfigurable CNN Accelerator

Add code
Nov 24, 2021
Figure 1 for Algorithm and Hardware Co-design for Reconfigurable CNN Accelerator
Figure 2 for Algorithm and Hardware Co-design for Reconfigurable CNN Accelerator
Figure 3 for Algorithm and Hardware Co-design for Reconfigurable CNN Accelerator
Figure 4 for Algorithm and Hardware Co-design for Reconfigurable CNN Accelerator
Viaarxiv icon

High-Performance FPGA-based Accelerator for Bayesian Recurrent Neural Networks

Add code
Jun 04, 2021
Figure 1 for High-Performance FPGA-based Accelerator for Bayesian Recurrent Neural Networks
Figure 2 for High-Performance FPGA-based Accelerator for Bayesian Recurrent Neural Networks
Figure 3 for High-Performance FPGA-based Accelerator for Bayesian Recurrent Neural Networks
Figure 4 for High-Performance FPGA-based Accelerator for Bayesian Recurrent Neural Networks
Viaarxiv icon