Picture for Apurva Badithela

Apurva Badithela

Synthesizing Reactive Test Environments for Autonomous Systems: Testing Reach-Avoid Specifications with Multi-Commodity Flows

Add code
Oct 19, 2022
Figure 1 for Synthesizing Reactive Test Environments for Autonomous Systems: Testing Reach-Avoid Specifications with Multi-Commodity Flows
Figure 2 for Synthesizing Reactive Test Environments for Autonomous Systems: Testing Reach-Avoid Specifications with Multi-Commodity Flows
Figure 3 for Synthesizing Reactive Test Environments for Autonomous Systems: Testing Reach-Avoid Specifications with Multi-Commodity Flows
Viaarxiv icon

Evaluation Metrics for Object Detection for Autonomous Systems

Add code
Oct 19, 2022
Figure 1 for Evaluation Metrics for Object Detection for Autonomous Systems
Figure 2 for Evaluation Metrics for Object Detection for Autonomous Systems
Figure 3 for Evaluation Metrics for Object Detection for Autonomous Systems
Figure 4 for Evaluation Metrics for Object Detection for Autonomous Systems
Viaarxiv icon

Towards Better Test Coverage: Merging Unit Tests for Autonomous Systems

Add code
Apr 06, 2022
Figure 1 for Towards Better Test Coverage: Merging Unit Tests for Autonomous Systems
Figure 2 for Towards Better Test Coverage: Merging Unit Tests for Autonomous Systems
Figure 3 for Towards Better Test Coverage: Merging Unit Tests for Autonomous Systems
Figure 4 for Towards Better Test Coverage: Merging Unit Tests for Autonomous Systems
Viaarxiv icon

Leveraging Classification Metrics for Quantitative System-Level Analysis with Temporal Logic Specifications

Add code
May 16, 2021
Figure 1 for Leveraging Classification Metrics for Quantitative System-Level Analysis with Temporal Logic Specifications
Figure 2 for Leveraging Classification Metrics for Quantitative System-Level Analysis with Temporal Logic Specifications
Figure 3 for Leveraging Classification Metrics for Quantitative System-Level Analysis with Temporal Logic Specifications
Figure 4 for Leveraging Classification Metrics for Quantitative System-Level Analysis with Temporal Logic Specifications
Viaarxiv icon