Picture for Lakshmi Sathidevi

Lakshmi Sathidevi

LatentDR: Improving Model Generalization Through Sample-Aware Latent Degradation and Restoration

Add code
Aug 28, 2023
Viaarxiv icon

Half-Hop: A graph upsampling approach for slowing down message passing

Add code
Aug 17, 2023
Figure 1 for Half-Hop: A graph upsampling approach for slowing down message passing
Figure 2 for Half-Hop: A graph upsampling approach for slowing down message passing
Figure 3 for Half-Hop: A graph upsampling approach for slowing down message passing
Figure 4 for Half-Hop: A graph upsampling approach for slowing down message passing
Viaarxiv icon

MTNeuro: A Benchmark for Evaluating Representations of Brain Structure Across Multiple Levels of Abstraction

Add code
Jan 01, 2023
Figure 1 for MTNeuro: A Benchmark for Evaluating Representations of Brain Structure Across Multiple Levels of Abstraction
Figure 2 for MTNeuro: A Benchmark for Evaluating Representations of Brain Structure Across Multiple Levels of Abstraction
Figure 3 for MTNeuro: A Benchmark for Evaluating Representations of Brain Structure Across Multiple Levels of Abstraction
Figure 4 for MTNeuro: A Benchmark for Evaluating Representations of Brain Structure Across Multiple Levels of Abstraction
Viaarxiv icon

FlowGNN: A Dataflow Architecture for Universal Graph Neural Network Inference via Multi-Queue Streaming

Add code
Apr 27, 2022
Figure 1 for FlowGNN: A Dataflow Architecture for Universal Graph Neural Network Inference via Multi-Queue Streaming
Figure 2 for FlowGNN: A Dataflow Architecture for Universal Graph Neural Network Inference via Multi-Queue Streaming
Figure 3 for FlowGNN: A Dataflow Architecture for Universal Graph Neural Network Inference via Multi-Queue Streaming
Figure 4 for FlowGNN: A Dataflow Architecture for Universal Graph Neural Network Inference via Multi-Queue Streaming
Viaarxiv icon

GenGNN: A Generic FPGA Framework for Graph Neural Network Acceleration

Add code
Jan 20, 2022
Figure 1 for GenGNN: A Generic FPGA Framework for Graph Neural Network Acceleration
Figure 2 for GenGNN: A Generic FPGA Framework for Graph Neural Network Acceleration
Figure 3 for GenGNN: A Generic FPGA Framework for Graph Neural Network Acceleration
Figure 4 for GenGNN: A Generic FPGA Framework for Graph Neural Network Acceleration
Viaarxiv icon