Picture for Georg Rutishauser

Georg Rutishauser

xTern: Energy-Efficient Ternary Neural Network Inference on RISC-V-Based Edge Systems

Add code
May 29, 2024
Viaarxiv icon

Combining Local and Global Perception for Autonomous Navigation on Nano-UAVs

Add code
Mar 18, 2024
Viaarxiv icon

Flexible and Fully Quantized Ultra-Lightweight TinyissimoYOLO for Ultra-Low-Power Edge Systems

Add code
Jul 14, 2023
Viaarxiv icon

Free Bits: Latency Optimization of Mixed-Precision Quantized Neural Networks on the Edge

Add code
Jul 06, 2023
Viaarxiv icon

ColibriUAV: An Ultra-Fast, Energy-Efficient Neuromorphic Edge Processing UAV-Platform with Event-Based and Frame-Based Cameras

Add code
May 27, 2023
Viaarxiv icon

Marsellus: A Heterogeneous RISC-V AI-IoT End-Node SoC with 2-to-8b DNN Acceleration and 30%-Boost Adaptive Body Biasing

Add code
May 15, 2023
Viaarxiv icon

EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators

Add code
Aug 30, 2019
Figure 1 for EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators
Figure 2 for EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators
Figure 3 for EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators
Figure 4 for EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators
Viaarxiv icon