Picture for Danilo Pau

Danilo Pau

Quantitative Analysis of Deeply Quantized Tiny Neural Networks Robust to Adversarial Attacks

Add code
Mar 12, 2025
Viaarxiv icon

Improving Robustness Against Adversarial Attacks with Deeply Quantized Neural Networks

Add code
Apr 25, 2023
Figure 1 for Improving Robustness Against Adversarial Attacks with Deeply Quantized Neural Networks
Figure 2 for Improving Robustness Against Adversarial Attacks with Deeply Quantized Neural Networks
Figure 3 for Improving Robustness Against Adversarial Attacks with Deeply Quantized Neural Networks
Figure 4 for Improving Robustness Against Adversarial Attacks with Deeply Quantized Neural Networks
Viaarxiv icon

Resource Constrained Neural Networks for 5G Direction-of-Arrival Estimation in Micro-controllers

Add code
Jul 23, 2021
Figure 1 for Resource Constrained Neural Networks for 5G Direction-of-Arrival Estimation in Micro-controllers
Figure 2 for Resource Constrained Neural Networks for 5G Direction-of-Arrival Estimation in Micro-controllers
Figure 3 for Resource Constrained Neural Networks for 5G Direction-of-Arrival Estimation in Micro-controllers
Figure 4 for Resource Constrained Neural Networks for 5G Direction-of-Arrival Estimation in Micro-controllers
Viaarxiv icon

MLPerf Tiny Benchmark

Add code
Jun 28, 2021
Figure 1 for MLPerf Tiny Benchmark
Figure 2 for MLPerf Tiny Benchmark
Figure 3 for MLPerf Tiny Benchmark
Figure 4 for MLPerf Tiny Benchmark
Viaarxiv icon

Characterization of Neural Networks Automatically Mapped on Automotive-grade Microcontrollers

Add code
Feb 27, 2021
Figure 1 for Characterization of Neural Networks Automatically Mapped on Automotive-grade Microcontrollers
Figure 2 for Characterization of Neural Networks Automatically Mapped on Automotive-grade Microcontrollers
Figure 3 for Characterization of Neural Networks Automatically Mapped on Automotive-grade Microcontrollers
Figure 4 for Characterization of Neural Networks Automatically Mapped on Automotive-grade Microcontrollers
Viaarxiv icon

Benchmarking TinyML Systems: Challenges and Direction

Add code
Mar 10, 2020
Figure 1 for Benchmarking TinyML Systems: Challenges and Direction
Figure 2 for Benchmarking TinyML Systems: Challenges and Direction
Figure 3 for Benchmarking TinyML Systems: Challenges and Direction
Viaarxiv icon

Reduced Memory Region Based Deep Convolutional Neural Network Detection

Add code
Sep 08, 2016
Figure 1 for Reduced Memory Region Based Deep Convolutional Neural Network Detection
Figure 2 for Reduced Memory Region Based Deep Convolutional Neural Network Detection
Figure 3 for Reduced Memory Region Based Deep Convolutional Neural Network Detection
Figure 4 for Reduced Memory Region Based Deep Convolutional Neural Network Detection
Viaarxiv icon

A Multi-signal Variant for the GPU-based Parallelization of Growing Self-Organizing Networks

Add code
Mar 28, 2015
Figure 1 for A Multi-signal Variant for the GPU-based Parallelization of Growing Self-Organizing Networks
Figure 2 for A Multi-signal Variant for the GPU-based Parallelization of Growing Self-Organizing Networks
Figure 3 for A Multi-signal Variant for the GPU-based Parallelization of Growing Self-Organizing Networks
Figure 4 for A Multi-signal Variant for the GPU-based Parallelization of Growing Self-Organizing Networks
Viaarxiv icon