Picture for Zhao

Zhao

HiVeGen -- Hierarchical LLM-based Verilog Generation for Scalable Chip Design

Add code
Dec 06, 2024
Figure 1 for HiVeGen -- Hierarchical LLM-based Verilog Generation for Scalable Chip Design
Figure 2 for HiVeGen -- Hierarchical LLM-based Verilog Generation for Scalable Chip Design
Figure 3 for HiVeGen -- Hierarchical LLM-based Verilog Generation for Scalable Chip Design
Figure 4 for HiVeGen -- Hierarchical LLM-based Verilog Generation for Scalable Chip Design
Viaarxiv icon

Feature selection algorithm based on incremental mutual information and cockroach swarm optimization

Add code
Feb 21, 2023
Viaarxiv icon

Robotic Non-Destructive Testing of Manmade Structures: A Review of the Literature

Add code
Jul 12, 2020
Viaarxiv icon