Picture for Kiran Thorat

Kiran Thorat

Katie

HiVeGen -- Hierarchical LLM-based Verilog Generation for Scalable Chip Design

Add code
Dec 06, 2024
Viaarxiv icon

Advanced Language Model-Driven Verilog Development: Enhancing Power, Performance, and Area Optimization in Code Synthesis

Add code
Dec 02, 2023
Viaarxiv icon

LinGCN: Structural Linearized Graph Convolutional Network for Homomorphically Encrypted Inference

Add code
Sep 30, 2023
Viaarxiv icon