Picture for Shubham Negi

Shubham Negi

SpiDR: A Reconfigurable Digital Compute-in-Memory Spiking Neural Network Accelerator for Event-based Perception

Add code
Nov 05, 2024
Figure 1 for SpiDR: A Reconfigurable Digital Compute-in-Memory Spiking Neural Network Accelerator for Event-based Perception
Figure 2 for SpiDR: A Reconfigurable Digital Compute-in-Memory Spiking Neural Network Accelerator for Event-based Perception
Figure 3 for SpiDR: A Reconfigurable Digital Compute-in-Memory Spiking Neural Network Accelerator for Event-based Perception
Figure 4 for SpiDR: A Reconfigurable Digital Compute-in-Memory Spiking Neural Network Accelerator for Event-based Perception
Viaarxiv icon

Approximate ADCs for In-Memory Computing

Add code
Aug 11, 2024
Viaarxiv icon

Best of Both Worlds: Hybrid SNN-ANN Architecture for Event-based Optical Flow Estimation

Add code
Jun 05, 2023
Viaarxiv icon

NAX: Co-Designing Neural Network and Hardware Architecture for Memristive Xbar based Computing Systems

Add code
Jun 23, 2021
Figure 1 for NAX: Co-Designing Neural Network and Hardware Architecture for Memristive Xbar based Computing Systems
Figure 2 for NAX: Co-Designing Neural Network and Hardware Architecture for Memristive Xbar based Computing Systems
Figure 3 for NAX: Co-Designing Neural Network and Hardware Architecture for Memristive Xbar based Computing Systems
Figure 4 for NAX: Co-Designing Neural Network and Hardware Architecture for Memristive Xbar based Computing Systems
Viaarxiv icon

Exploration of Optimized Semantic Segmentation Architectures for edge-Deployment on Drones

Add code
Jul 06, 2020
Figure 1 for Exploration of Optimized Semantic Segmentation Architectures for edge-Deployment on Drones
Figure 2 for Exploration of Optimized Semantic Segmentation Architectures for edge-Deployment on Drones
Figure 3 for Exploration of Optimized Semantic Segmentation Architectures for edge-Deployment on Drones
Figure 4 for Exploration of Optimized Semantic Segmentation Architectures for edge-Deployment on Drones
Viaarxiv icon

Methodology for Realizing VMM with Binary RRAM Arrays: Experimental Demonstration of Binarized-ADALINE Using OxRAM Crossbar

Add code
Jun 10, 2020
Figure 1 for Methodology for Realizing VMM with Binary RRAM Arrays: Experimental Demonstration of Binarized-ADALINE Using OxRAM Crossbar
Figure 2 for Methodology for Realizing VMM with Binary RRAM Arrays: Experimental Demonstration of Binarized-ADALINE Using OxRAM Crossbar
Figure 3 for Methodology for Realizing VMM with Binary RRAM Arrays: Experimental Demonstration of Binarized-ADALINE Using OxRAM Crossbar
Figure 4 for Methodology for Realizing VMM with Binary RRAM Arrays: Experimental Demonstration of Binarized-ADALINE Using OxRAM Crossbar
Viaarxiv icon