Picture for Tuo-Hung Hou

Tuo-Hung Hou

Hardware-Robust In-RRAM-Computing for Object Detection

Add code
May 09, 2022
Figure 1 for Hardware-Robust In-RRAM-Computing for Object Detection
Figure 2 for Hardware-Robust In-RRAM-Computing for Object Detection
Figure 3 for Hardware-Robust In-RRAM-Computing for Object Detection
Figure 4 for Hardware-Robust In-RRAM-Computing for Object Detection
Viaarxiv icon

Methodology for Realizing VMM with Binary RRAM Arrays: Experimental Demonstration of Binarized-ADALINE Using OxRAM Crossbar

Add code
Jun 10, 2020
Figure 1 for Methodology for Realizing VMM with Binary RRAM Arrays: Experimental Demonstration of Binarized-ADALINE Using OxRAM Crossbar
Figure 2 for Methodology for Realizing VMM with Binary RRAM Arrays: Experimental Demonstration of Binarized-ADALINE Using OxRAM Crossbar
Figure 3 for Methodology for Realizing VMM with Binary RRAM Arrays: Experimental Demonstration of Binarized-ADALINE Using OxRAM Crossbar
Figure 4 for Methodology for Realizing VMM with Binary RRAM Arrays: Experimental Demonstration of Binarized-ADALINE Using OxRAM Crossbar
Viaarxiv icon

Mitigating Asymmetric Nonlinear Weight Update Effects in Hardware Neural Network based on Analog Resistive Synapse

Add code
Dec 16, 2017
Figure 1 for Mitigating Asymmetric Nonlinear Weight Update Effects in Hardware Neural Network based on Analog Resistive Synapse
Figure 2 for Mitigating Asymmetric Nonlinear Weight Update Effects in Hardware Neural Network based on Analog Resistive Synapse
Figure 3 for Mitigating Asymmetric Nonlinear Weight Update Effects in Hardware Neural Network based on Analog Resistive Synapse
Figure 4 for Mitigating Asymmetric Nonlinear Weight Update Effects in Hardware Neural Network based on Analog Resistive Synapse
Viaarxiv icon