Picture for Frank Hannig

Frank Hannig

On-Device Training of Fully Quantized Deep Neural Networks on Cortex-M Microcontrollers

Add code
Jul 15, 2024
Viaarxiv icon

OpTC -- A Toolchain for Deployment of Neural Networks on AURIX TC3xx Microcontrollers

Add code
Apr 24, 2024
Viaarxiv icon

To Spike or Not to Spike? A Quantitative Comparison of SNN and CNN FPGA Implementations

Add code
Jun 22, 2023
Viaarxiv icon

Proceedings of the DATE Friday Workshop on System-level Design Methods for Deep Learning on Heterogeneous Architectures

Add code
Jan 27, 2021
Viaarxiv icon

HipaccVX: Wedding of OpenVX and DSL-based Code Generation

Add code
Aug 26, 2020
Figure 1 for HipaccVX: Wedding of OpenVX and DSL-based Code Generation
Figure 2 for HipaccVX: Wedding of OpenVX and DSL-based Code Generation
Figure 3 for HipaccVX: Wedding of OpenVX and DSL-based Code Generation
Figure 4 for HipaccVX: Wedding of OpenVX and DSL-based Code Generation
Viaarxiv icon

Utilizing Explainable AI for Quantization and Pruning of Deep Neural Networks

Add code
Aug 20, 2020
Figure 1 for Utilizing Explainable AI for Quantization and Pruning of Deep Neural Networks
Figure 2 for Utilizing Explainable AI for Quantization and Pruning of Deep Neural Networks
Figure 3 for Utilizing Explainable AI for Quantization and Pruning of Deep Neural Networks
Figure 4 for Utilizing Explainable AI for Quantization and Pruning of Deep Neural Networks
Viaarxiv icon

Automatic Optimization of Hardware Accelerators for Image Processing

Add code
Feb 26, 2015
Figure 1 for Automatic Optimization of Hardware Accelerators for Image Processing
Figure 2 for Automatic Optimization of Hardware Accelerators for Image Processing
Figure 3 for Automatic Optimization of Hardware Accelerators for Image Processing
Figure 4 for Automatic Optimization of Hardware Accelerators for Image Processing
Viaarxiv icon

Proceedings of the DATE Friday Workshop on Heterogeneous Architectures and Design Methods for Embedded Image Systems

Add code
Feb 26, 2015
Viaarxiv icon

Code Generation for High-Level Synthesis of Multiresolution Applications on FPGAs

Add code
Aug 20, 2014
Figure 1 for Code Generation for High-Level Synthesis of Multiresolution Applications on FPGAs
Figure 2 for Code Generation for High-Level Synthesis of Multiresolution Applications on FPGAs
Figure 3 for Code Generation for High-Level Synthesis of Multiresolution Applications on FPGAs
Figure 4 for Code Generation for High-Level Synthesis of Multiresolution Applications on FPGAs
Viaarxiv icon

Proceedings of the First Workshop on Resource Awareness and Adaptivity in Multi-Core Computing

Add code
May 08, 2014
Viaarxiv icon