Picture for Marc Reichenbach

Marc Reichenbach

Evaluation Pipeline for systematically searching for Anomaly Detection Systems

Add code
Jun 18, 2025
Viaarxiv icon

The Polynomial Connection between Morphological Dilation and Discrete Convolution

Add code
May 04, 2023
Figure 1 for The Polynomial Connection between Morphological Dilation and Discrete Convolution
Figure 2 for The Polynomial Connection between Morphological Dilation and Discrete Convolution
Figure 3 for The Polynomial Connection between Morphological Dilation and Discrete Convolution
Figure 4 for The Polynomial Connection between Morphological Dilation and Discrete Convolution
Viaarxiv icon

Estimation of Non-Functional Properties for Embedded Hardware with Application to Image Processing

Add code
Mar 03, 2022
Figure 1 for Estimation of Non-Functional Properties for Embedded Hardware with Application to Image Processing
Figure 2 for Estimation of Non-Functional Properties for Embedded Hardware with Application to Image Processing
Figure 3 for Estimation of Non-Functional Properties for Embedded Hardware with Application to Image Processing
Figure 4 for Estimation of Non-Functional Properties for Embedded Hardware with Application to Image Processing
Viaarxiv icon

Modeling the Energy Consumption of the HEVC Decoding Process

Add code
Mar 01, 2022
Figure 1 for Modeling the Energy Consumption of the HEVC Decoding Process
Figure 2 for Modeling the Energy Consumption of the HEVC Decoding Process
Figure 3 for Modeling the Energy Consumption of the HEVC Decoding Process
Figure 4 for Modeling the Energy Consumption of the HEVC Decoding Process
Viaarxiv icon

Transparent FPGA Acceleration with TensorFlow

Add code
Feb 02, 2021
Figure 1 for Transparent FPGA Acceleration with TensorFlow
Figure 2 for Transparent FPGA Acceleration with TensorFlow
Figure 3 for Transparent FPGA Acceleration with TensorFlow
Viaarxiv icon

A Holistic Approach for Modeling and Synthesis of Image Processing Applications for Heterogeneous Computing Architectures

Add code
Feb 26, 2015
Figure 1 for A Holistic Approach for Modeling and Synthesis of Image Processing Applications for Heterogeneous Computing Architectures
Viaarxiv icon

Automatic Optimization of Hardware Accelerators for Image Processing

Add code
Feb 26, 2015
Figure 1 for Automatic Optimization of Hardware Accelerators for Image Processing
Figure 2 for Automatic Optimization of Hardware Accelerators for Image Processing
Figure 3 for Automatic Optimization of Hardware Accelerators for Image Processing
Figure 4 for Automatic Optimization of Hardware Accelerators for Image Processing
Viaarxiv icon