Picture for Arianna Rubino

Arianna Rubino

TEXEL: A neuromorphic processor with on-chip learning for beyond-CMOS device integration

Add code
Oct 21, 2024
Figure 1 for TEXEL: A neuromorphic processor with on-chip learning for beyond-CMOS device integration
Figure 2 for TEXEL: A neuromorphic processor with on-chip learning for beyond-CMOS device integration
Figure 3 for TEXEL: A neuromorphic processor with on-chip learning for beyond-CMOS device integration
Figure 4 for TEXEL: A neuromorphic processor with on-chip learning for beyond-CMOS device integration
Viaarxiv icon

SPAIC: A sub-$μ$W/Channel, 16-Channel General-Purpose Event-Based Analog Front-End with Dual-Mode Encoders

Add code
Aug 31, 2023
Viaarxiv icon

Neuromorphic analog circuits for robust on-chip always-on learning in spiking neural networks

Add code
Jul 12, 2023
Viaarxiv icon

Spike-based local synaptic plasticity: A survey of computational models and neuromorphic circuits

Add code
Sep 30, 2022
Figure 1 for Spike-based local synaptic plasticity: A survey of computational models and neuromorphic circuits
Figure 2 for Spike-based local synaptic plasticity: A survey of computational models and neuromorphic circuits
Figure 3 for Spike-based local synaptic plasticity: A survey of computational models and neuromorphic circuits
Figure 4 for Spike-based local synaptic plasticity: A survey of computational models and neuromorphic circuits
Viaarxiv icon

Ultra-Low-Power FDSOI Neural Circuits for Extreme-Edge Neuromorphic Intelligence

Add code
Jul 14, 2020
Figure 1 for Ultra-Low-Power FDSOI Neural Circuits for Extreme-Edge Neuromorphic Intelligence
Figure 2 for Ultra-Low-Power FDSOI Neural Circuits for Extreme-Edge Neuromorphic Intelligence
Figure 3 for Ultra-Low-Power FDSOI Neural Circuits for Extreme-Edge Neuromorphic Intelligence
Figure 4 for Ultra-Low-Power FDSOI Neural Circuits for Extreme-Edge Neuromorphic Intelligence
Viaarxiv icon