Picture for Luca Bortolussi

Luca Bortolussi

University of Trieste, Italy

Contrastive Learning-Based privacy metrics in Tabular Synthetic Datasets

Add code
Feb 19, 2025
Viaarxiv icon

Scaling Combinatorial Optimization Neural Improvement Heuristics with Online Search and Adaptation

Add code
Dec 13, 2024
Viaarxiv icon

Effective Analog ICs Floorplanning with Relational Graph Neural Networks and Reinforcement Learning

Add code
Nov 20, 2024
Figure 1 for Effective Analog ICs Floorplanning with Relational Graph Neural Networks and Reinforcement Learning
Figure 2 for Effective Analog ICs Floorplanning with Relational Graph Neural Networks and Reinforcement Learning
Figure 3 for Effective Analog ICs Floorplanning with Relational Graph Neural Networks and Reinforcement Learning
Figure 4 for Effective Analog ICs Floorplanning with Relational Graph Neural Networks and Reinforcement Learning
Viaarxiv icon

ResiDual Transformer Alignment with Spectral Decomposition

Add code
Oct 31, 2024
Viaarxiv icon

Timeseria: an object-oriented time series processing library

Add code
Oct 12, 2024
Figure 1 for Timeseria: an object-oriented time series processing library
Figure 2 for Timeseria: an object-oriented time series processing library
Figure 3 for Timeseria: an object-oriented time series processing library
Figure 4 for Timeseria: an object-oriented time series processing library
Viaarxiv icon

Intrinsic Dimension Correlation: uncovering nonlinear connections in multimodal representations

Add code
Jun 22, 2024
Viaarxiv icon

Can you trust your explanations? A robustness test for feature attribution methods

Add code
Jun 20, 2024
Figure 1 for Can you trust your explanations? A robustness test for feature attribution methods
Figure 2 for Can you trust your explanations? A robustness test for feature attribution methods
Figure 3 for Can you trust your explanations? A robustness test for feature attribution methods
Figure 4 for Can you trust your explanations? A robustness test for feature attribution methods
Viaarxiv icon

Fast ML-driven Analog Circuit Layout using Reinforcement Learning and Steiner Trees

Add code
May 27, 2024
Viaarxiv icon

Retrieval-Augmented Mining of Temporal Logic Specifications from Data

Add code
May 23, 2024
Figure 1 for Retrieval-Augmented Mining of Temporal Logic Specifications from Data
Figure 2 for Retrieval-Augmented Mining of Temporal Logic Specifications from Data
Figure 3 for Retrieval-Augmented Mining of Temporal Logic Specifications from Data
Figure 4 for Retrieval-Augmented Mining of Temporal Logic Specifications from Data
Viaarxiv icon

stl2vec: Semantic and Interpretable Vector Representation of Temporal Logic

Add code
May 23, 2024
Figure 1 for stl2vec: Semantic and Interpretable Vector Representation of Temporal Logic
Figure 2 for stl2vec: Semantic and Interpretable Vector Representation of Temporal Logic
Figure 3 for stl2vec: Semantic and Interpretable Vector Representation of Temporal Logic
Figure 4 for stl2vec: Semantic and Interpretable Vector Representation of Temporal Logic
Viaarxiv icon