Picture for Junsong Wang

Junsong Wang

Ascend HiFloat8 Format for Deep Learning

Add code
Sep 26, 2024
Figure 1 for Ascend HiFloat8 Format for Deep Learning
Figure 2 for Ascend HiFloat8 Format for Deep Learning
Figure 3 for Ascend HiFloat8 Format for Deep Learning
Figure 4 for Ascend HiFloat8 Format for Deep Learning
Viaarxiv icon

A Versatile Hub Model For Efficient Information Propagation And Feature Selection

Add code
Jul 05, 2023
Figure 1 for A Versatile Hub Model For Efficient Information Propagation And Feature Selection
Figure 2 for A Versatile Hub Model For Efficient Information Propagation And Feature Selection
Figure 3 for A Versatile Hub Model For Efficient Information Propagation And Feature Selection
Figure 4 for A Versatile Hub Model For Efficient Information Propagation And Feature Selection
Viaarxiv icon

Fine-Grained Texture Identification for Reliable Product Traceability

Add code
Apr 23, 2021
Figure 1 for Fine-Grained Texture Identification for Reliable Product Traceability
Figure 2 for Fine-Grained Texture Identification for Reliable Product Traceability
Figure 3 for Fine-Grained Texture Identification for Reliable Product Traceability
Figure 4 for Fine-Grained Texture Identification for Reliable Product Traceability
Viaarxiv icon

Automatic low-bit hybrid quantization of neural networks through meta learning

Add code
Apr 24, 2020
Figure 1 for Automatic low-bit hybrid quantization of neural networks through meta learning
Figure 2 for Automatic low-bit hybrid quantization of neural networks through meta learning
Figure 3 for Automatic low-bit hybrid quantization of neural networks through meta learning
Figure 4 for Automatic low-bit hybrid quantization of neural networks through meta learning
Viaarxiv icon

Design Flow of Accelerating Hybrid Extremely Low Bit-width Neural Network in Embedded FPGA

Add code
Oct 25, 2018
Figure 1 for Design Flow of Accelerating Hybrid Extremely Low Bit-width Neural Network in Embedded FPGA
Figure 2 for Design Flow of Accelerating Hybrid Extremely Low Bit-width Neural Network in Embedded FPGA
Figure 3 for Design Flow of Accelerating Hybrid Extremely Low Bit-width Neural Network in Embedded FPGA
Figure 4 for Design Flow of Accelerating Hybrid Extremely Low Bit-width Neural Network in Embedded FPGA
Viaarxiv icon