Picture for Albert Cohen

Albert Cohen

Bidirectional Reactive Programming for Machine Learning

Add code
Nov 28, 2023
Viaarxiv icon

The Next 700 ML-Enabled Compiler Optimizations

Add code
Nov 17, 2023
Viaarxiv icon

RL4ReAl: Reinforcement Learning for Register Allocation

Add code
Apr 05, 2022
Figure 1 for RL4ReAl: Reinforcement Learning for Register Allocation
Figure 2 for RL4ReAl: Reinforcement Learning for Register Allocation
Figure 3 for RL4ReAl: Reinforcement Learning for Register Allocation
Figure 4 for RL4ReAl: Reinforcement Learning for Register Allocation
Viaarxiv icon

MLIR: A Compiler Infrastructure for the End of Moore's Law

Add code
Mar 01, 2020
Figure 1 for MLIR: A Compiler Infrastructure for the End of Moore's Law
Figure 2 for MLIR: A Compiler Infrastructure for the End of Moore's Law
Figure 3 for MLIR: A Compiler Infrastructure for the End of Moore's Law
Figure 4 for MLIR: A Compiler Infrastructure for the End of Moore's Law
Viaarxiv icon

Tensor Comprehensions: Framework-Agnostic High-Performance Machine Learning Abstractions

Add code
Jun 29, 2018
Figure 1 for Tensor Comprehensions: Framework-Agnostic High-Performance Machine Learning Abstractions
Figure 2 for Tensor Comprehensions: Framework-Agnostic High-Performance Machine Learning Abstractions
Figure 3 for Tensor Comprehensions: Framework-Agnostic High-Performance Machine Learning Abstractions
Figure 4 for Tensor Comprehensions: Framework-Agnostic High-Performance Machine Learning Abstractions
Viaarxiv icon