Picture for Xuan Hu

Xuan Hu

Cascaded Logic Gates Based on High-Performance Ambipolar Dual-Gate WSe2 Thin Film Transistors

Add code
May 02, 2023
Viaarxiv icon

High-Speed CMOS-Free Purely Spintronic Asynchronous Recurrent Neural Network

Add code
Jul 05, 2021
Figure 1 for High-Speed CMOS-Free Purely Spintronic Asynchronous Recurrent Neural Network
Figure 2 for High-Speed CMOS-Free Purely Spintronic Asynchronous Recurrent Neural Network
Figure 3 for High-Speed CMOS-Free Purely Spintronic Asynchronous Recurrent Neural Network
Figure 4 for High-Speed CMOS-Free Purely Spintronic Asynchronous Recurrent Neural Network
Viaarxiv icon

Analog Seizure Detection for Implanted Responsive Neurostimulation

Add code
Jun 11, 2021
Figure 1 for Analog Seizure Detection for Implanted Responsive Neurostimulation
Figure 2 for Analog Seizure Detection for Implanted Responsive Neurostimulation
Figure 3 for Analog Seizure Detection for Implanted Responsive Neurostimulation
Figure 4 for Analog Seizure Detection for Implanted Responsive Neurostimulation
Viaarxiv icon

Domain Wall Leaky Integrate-and-Fire Neurons with Shape-Based Configurable Activation Functions

Add code
Nov 11, 2020
Figure 1 for Domain Wall Leaky Integrate-and-Fire Neurons with Shape-Based Configurable Activation Functions
Figure 2 for Domain Wall Leaky Integrate-and-Fire Neurons with Shape-Based Configurable Activation Functions
Figure 3 for Domain Wall Leaky Integrate-and-Fire Neurons with Shape-Based Configurable Activation Functions
Figure 4 for Domain Wall Leaky Integrate-and-Fire Neurons with Shape-Based Configurable Activation Functions
Viaarxiv icon

CMOS-Free Multilayer Perceptron Enabled by Four-Terminal MTJ Device

Add code
Feb 03, 2020
Figure 1 for CMOS-Free Multilayer Perceptron Enabled by Four-Terminal MTJ Device
Figure 2 for CMOS-Free Multilayer Perceptron Enabled by Four-Terminal MTJ Device
Figure 3 for CMOS-Free Multilayer Perceptron Enabled by Four-Terminal MTJ Device
Figure 4 for CMOS-Free Multilayer Perceptron Enabled by Four-Terminal MTJ Device
Viaarxiv icon

Exploiting Dual-Gate Ambipolar CNFETs for Scalable Machine Learning Classification

Add code
Dec 09, 2019
Figure 1 for Exploiting Dual-Gate Ambipolar CNFETs for Scalable Machine Learning Classification
Figure 2 for Exploiting Dual-Gate Ambipolar CNFETs for Scalable Machine Learning Classification
Figure 3 for Exploiting Dual-Gate Ambipolar CNFETs for Scalable Machine Learning Classification
Figure 4 for Exploiting Dual-Gate Ambipolar CNFETs for Scalable Machine Learning Classification
Viaarxiv icon