Picture for Syed Rafay Hasan

Syed Rafay Hasan

System Integration of Xilinx DPU and HDMI for Real-Time inference in PYNQ Environment with Image Enhancement

Add code
Dec 18, 2023
Viaarxiv icon

A Case Study of Image Enhancement Algorithms' Effectiveness of Improving Neural Networks' Performance on Adverse Images

Add code
Dec 18, 2023
Viaarxiv icon

Towards Enabling Dynamic Convolution Neural Network Inference for Edge Intelligence

Add code
Feb 18, 2022
Figure 1 for Towards Enabling Dynamic Convolution Neural Network Inference for Edge Intelligence
Figure 2 for Towards Enabling Dynamic Convolution Neural Network Inference for Edge Intelligence
Figure 3 for Towards Enabling Dynamic Convolution Neural Network Inference for Edge Intelligence
Figure 4 for Towards Enabling Dynamic Convolution Neural Network Inference for Edge Intelligence
Viaarxiv icon

Security Analysis of Capsule Network Inference using Horizontal Collaboration

Add code
Sep 22, 2021
Figure 1 for Security Analysis of Capsule Network Inference using Horizontal Collaboration
Figure 2 for Security Analysis of Capsule Network Inference using Horizontal Collaboration
Figure 3 for Security Analysis of Capsule Network Inference using Horizontal Collaboration
Figure 4 for Security Analysis of Capsule Network Inference using Horizontal Collaboration
Viaarxiv icon

Dynamic Distribution of Edge Intelligence at the Node Level for Internet of Things

Add code
Jul 13, 2021
Figure 1 for Dynamic Distribution of Edge Intelligence at the Node Level for Internet of Things
Figure 2 for Dynamic Distribution of Edge Intelligence at the Node Level for Internet of Things
Figure 3 for Dynamic Distribution of Edge Intelligence at the Node Level for Internet of Things
Figure 4 for Dynamic Distribution of Edge Intelligence at the Node Level for Internet of Things
Viaarxiv icon

FeSHI: Feature Map Based Stealthy Hardware Intrinsic Attack

Add code
Jun 13, 2021
Figure 1 for FeSHI: Feature Map Based Stealthy Hardware Intrinsic Attack
Figure 2 for FeSHI: Feature Map Based Stealthy Hardware Intrinsic Attack
Figure 3 for FeSHI: Feature Map Based Stealthy Hardware Intrinsic Attack
Figure 4 for FeSHI: Feature Map Based Stealthy Hardware Intrinsic Attack
Viaarxiv icon

SoWaF: Shuffling of Weights and Feature Maps: A Novel Hardware Intrinsic Attack on Convolutional Neural Network

Add code
Mar 16, 2021
Figure 1 for SoWaF: Shuffling of Weights and Feature Maps: A Novel Hardware Intrinsic Attack  on Convolutional Neural Network
Figure 2 for SoWaF: Shuffling of Weights and Feature Maps: A Novel Hardware Intrinsic Attack  on Convolutional Neural Network
Figure 3 for SoWaF: Shuffling of Weights and Feature Maps: A Novel Hardware Intrinsic Attack  on Convolutional Neural Network
Figure 4 for SoWaF: Shuffling of Weights and Feature Maps: A Novel Hardware Intrinsic Attack  on Convolutional Neural Network
Viaarxiv icon

MacLeR: Machine Learning-based Run-Time Hardware Trojan Detection in Resource-Constrained IoT Edge Devices

Add code
Nov 21, 2020
Figure 1 for MacLeR: Machine Learning-based Run-Time Hardware Trojan Detection in Resource-Constrained IoT Edge Devices
Figure 2 for MacLeR: Machine Learning-based Run-Time Hardware Trojan Detection in Resource-Constrained IoT Edge Devices
Figure 3 for MacLeR: Machine Learning-based Run-Time Hardware Trojan Detection in Resource-Constrained IoT Edge Devices
Figure 4 for MacLeR: Machine Learning-based Run-Time Hardware Trojan Detection in Resource-Constrained IoT Edge Devices
Viaarxiv icon

How Secure is Distributed Convolutional Neural Network on IoT Edge Devices?

Add code
Jun 16, 2020
Figure 1 for How Secure is Distributed Convolutional Neural Network on IoT Edge Devices?
Figure 2 for How Secure is Distributed Convolutional Neural Network on IoT Edge Devices?
Figure 3 for How Secure is Distributed Convolutional Neural Network on IoT Edge Devices?
Figure 4 for How Secure is Distributed Convolutional Neural Network on IoT Edge Devices?
Viaarxiv icon

2L-3W: 2-Level 3-Way Hardware-Software Co-Verification for the Mapping of Deep Learning Architecture onto FPGA Boards

Add code
Nov 14, 2019
Figure 1 for 2L-3W: 2-Level 3-Way Hardware-Software Co-Verification for the Mapping of Deep Learning Architecture  onto FPGA Boards
Figure 2 for 2L-3W: 2-Level 3-Way Hardware-Software Co-Verification for the Mapping of Deep Learning Architecture  onto FPGA Boards
Figure 3 for 2L-3W: 2-Level 3-Way Hardware-Software Co-Verification for the Mapping of Deep Learning Architecture  onto FPGA Boards
Figure 4 for 2L-3W: 2-Level 3-Way Hardware-Software Co-Verification for the Mapping of Deep Learning Architecture  onto FPGA Boards
Viaarxiv icon