Picture for Katie M. Groves

Katie M. Groves

2L-3W: 2-Level 3-Way Hardware-Software Co-Verification for the Mapping of Deep Learning Architecture onto FPGA Boards

Add code
Nov 14, 2019
Figure 1 for 2L-3W: 2-Level 3-Way Hardware-Software Co-Verification for the Mapping of Deep Learning Architecture  onto FPGA Boards
Figure 2 for 2L-3W: 2-Level 3-Way Hardware-Software Co-Verification for the Mapping of Deep Learning Architecture  onto FPGA Boards
Figure 3 for 2L-3W: 2-Level 3-Way Hardware-Software Co-Verification for the Mapping of Deep Learning Architecture  onto FPGA Boards
Figure 4 for 2L-3W: 2-Level 3-Way Hardware-Software Co-Verification for the Mapping of Deep Learning Architecture  onto FPGA Boards
Viaarxiv icon