Picture for Pasquale Davide Schiavone

Pasquale Davide Schiavone

Enabling Efficient Wearables: An Analysis of Low-Power Microcontrollers for Biomedical Applications

Add code
Nov 14, 2024
Figure 1 for Enabling Efficient Wearables: An Analysis of Low-Power Microcontrollers for Biomedical Applications
Figure 2 for Enabling Efficient Wearables: An Analysis of Low-Power Microcontrollers for Biomedical Applications
Figure 3 for Enabling Efficient Wearables: An Analysis of Low-Power Microcontrollers for Biomedical Applications
Figure 4 for Enabling Efficient Wearables: An Analysis of Low-Power Microcontrollers for Biomedical Applications
Viaarxiv icon

MetaWearS: A Shortcut in Wearable Systems Lifecycle with Only a Few Shots

Add code
Aug 04, 2024
Figure 1 for MetaWearS: A Shortcut in Wearable Systems Lifecycle with Only a Few Shots
Figure 2 for MetaWearS: A Shortcut in Wearable Systems Lifecycle with Only a Few Shots
Figure 3 for MetaWearS: A Shortcut in Wearable Systems Lifecycle with Only a Few Shots
Figure 4 for MetaWearS: A Shortcut in Wearable Systems Lifecycle with Only a Few Shots
Viaarxiv icon

BiomedBench: A benchmark suite of TinyML biomedical applications for low-power wearables

Add code
Jun 06, 2024
Viaarxiv icon

Always-On 674uW @ 4GOP/s Error Resilient Binary Neural Networks with Aggressive SRAM Voltage Scaling on a 22nm IoT End-Node

Add code
Jul 17, 2020
Figure 1 for Always-On 674uW @ 4GOP/s Error Resilient Binary Neural Networks with Aggressive SRAM Voltage Scaling on a 22nm IoT End-Node
Figure 2 for Always-On 674uW @ 4GOP/s Error Resilient Binary Neural Networks with Aggressive SRAM Voltage Scaling on a 22nm IoT End-Node
Figure 3 for Always-On 674uW @ 4GOP/s Error Resilient Binary Neural Networks with Aggressive SRAM Voltage Scaling on a 22nm IoT End-Node
Figure 4 for Always-On 674uW @ 4GOP/s Error Resilient Binary Neural Networks with Aggressive SRAM Voltage Scaling on a 22nm IoT End-Node
Viaarxiv icon

XNOR Neural Engine: a Hardware Accelerator IP for 21.6 fJ/op Binary Neural Network Inference

Add code
Jul 09, 2018
Figure 1 for XNOR Neural Engine: a Hardware Accelerator IP for 21.6 fJ/op Binary Neural Network Inference
Figure 2 for XNOR Neural Engine: a Hardware Accelerator IP for 21.6 fJ/op Binary Neural Network Inference
Figure 3 for XNOR Neural Engine: a Hardware Accelerator IP for 21.6 fJ/op Binary Neural Network Inference
Figure 4 for XNOR Neural Engine: a Hardware Accelerator IP for 21.6 fJ/op Binary Neural Network Inference
Viaarxiv icon

An IoT Endpoint System-on-Chip for Secure and Energy-Efficient Near-Sensor Analytics

Add code
Apr 23, 2017
Figure 1 for An IoT Endpoint System-on-Chip for Secure and Energy-Efficient Near-Sensor Analytics
Figure 2 for An IoT Endpoint System-on-Chip for Secure and Energy-Efficient Near-Sensor Analytics
Figure 3 for An IoT Endpoint System-on-Chip for Secure and Energy-Efficient Near-Sensor Analytics
Figure 4 for An IoT Endpoint System-on-Chip for Secure and Energy-Efficient Near-Sensor Analytics
Viaarxiv icon