Picture for Olga Krestinskaya

Olga Krestinskaya

Towards Efficient IMC Accelerator Design Through Joint Hardware-Workload Co-optimization

Add code
Oct 22, 2024
Viaarxiv icon

Towards Efficient In-memory Computing Hardware for Quantized Neural Networks: State-of-the-art, Open Challenges and Perspectives

Add code
Jul 08, 2023
Viaarxiv icon

Variation-aware Binarized Memristive Networks

Add code
Oct 14, 2019
Figure 1 for Variation-aware Binarized Memristive Networks
Figure 2 for Variation-aware Binarized Memristive Networks
Figure 3 for Variation-aware Binarized Memristive Networks
Figure 4 for Variation-aware Binarized Memristive Networks
Viaarxiv icon

Wafer Quality Inspection using Memristive LSTM, ANN, DNN and HTM

Add code
Sep 27, 2018
Figure 1 for Wafer Quality Inspection using Memristive LSTM, ANN, DNN and HTM
Figure 2 for Wafer Quality Inspection using Memristive LSTM, ANN, DNN and HTM
Figure 3 for Wafer Quality Inspection using Memristive LSTM, ANN, DNN and HTM
Figure 4 for Wafer Quality Inspection using Memristive LSTM, ANN, DNN and HTM
Viaarxiv icon

Learning in Memristive Neural Network Architectures using Analog Backpropagation Circuits

Add code
Aug 31, 2018
Figure 1 for Learning in Memristive Neural Network Architectures using Analog Backpropagation Circuits
Figure 2 for Learning in Memristive Neural Network Architectures using Analog Backpropagation Circuits
Figure 3 for Learning in Memristive Neural Network Architectures using Analog Backpropagation Circuits
Figure 4 for Learning in Memristive Neural Network Architectures using Analog Backpropagation Circuits
Viaarxiv icon

Binary Weighted Memristive Analog Deep Neural Network for Near-Sensor Edge Processing

Add code
Aug 02, 2018
Figure 1 for Binary Weighted Memristive Analog Deep Neural Network for Near-Sensor Edge Processing
Figure 2 for Binary Weighted Memristive Analog Deep Neural Network for Near-Sensor Edge Processing
Figure 3 for Binary Weighted Memristive Analog Deep Neural Network for Near-Sensor Edge Processing
Figure 4 for Binary Weighted Memristive Analog Deep Neural Network for Near-Sensor Edge Processing
Viaarxiv icon

Approximate Probabilistic Neural Networks with Gated Threshold Logic

Add code
Aug 02, 2018
Figure 1 for Approximate Probabilistic Neural Networks with Gated Threshold Logic
Figure 2 for Approximate Probabilistic Neural Networks with Gated Threshold Logic
Figure 3 for Approximate Probabilistic Neural Networks with Gated Threshold Logic
Viaarxiv icon

Neuro-memristive Circuits for Edge Computing: A review

Add code
Jul 01, 2018
Figure 1 for Neuro-memristive Circuits for Edge Computing: A review
Figure 2 for Neuro-memristive Circuits for Edge Computing: A review
Figure 3 for Neuro-memristive Circuits for Edge Computing: A review
Figure 4 for Neuro-memristive Circuits for Edge Computing: A review
Viaarxiv icon

Feature extraction without learning in an analog Spatial Pooler memristive-CMOS circuit design of Hierarchical Temporal Memory

Add code
Mar 14, 2018
Figure 1 for Feature extraction without learning in an analog Spatial Pooler memristive-CMOS circuit design of Hierarchical Temporal Memory
Figure 2 for Feature extraction without learning in an analog Spatial Pooler memristive-CMOS circuit design of Hierarchical Temporal Memory
Figure 3 for Feature extraction without learning in an analog Spatial Pooler memristive-CMOS circuit design of Hierarchical Temporal Memory
Figure 4 for Feature extraction without learning in an analog Spatial Pooler memristive-CMOS circuit design of Hierarchical Temporal Memory
Viaarxiv icon

Facial emotion recognition using min-max similarity classifier

Add code
Jan 01, 2018
Figure 1 for Facial emotion recognition using min-max similarity classifier
Figure 2 for Facial emotion recognition using min-max similarity classifier
Figure 3 for Facial emotion recognition using min-max similarity classifier
Figure 4 for Facial emotion recognition using min-max similarity classifier
Viaarxiv icon