Picture for Alex Pappachen James

Alex Pappachen James

Wafer Quality Inspection using Memristive LSTM, ANN, DNN and HTM

Add code
Sep 27, 2018
Figure 1 for Wafer Quality Inspection using Memristive LSTM, ANN, DNN and HTM
Figure 2 for Wafer Quality Inspection using Memristive LSTM, ANN, DNN and HTM
Figure 3 for Wafer Quality Inspection using Memristive LSTM, ANN, DNN and HTM
Figure 4 for Wafer Quality Inspection using Memristive LSTM, ANN, DNN and HTM
Viaarxiv icon

Memristive LSTM network hardware architecture for time-series predictive modeling problem

Add code
Sep 10, 2018
Figure 1 for Memristive LSTM network hardware architecture for time-series predictive modeling problem
Figure 2 for Memristive LSTM network hardware architecture for time-series predictive modeling problem
Figure 3 for Memristive LSTM network hardware architecture for time-series predictive modeling problem
Figure 4 for Memristive LSTM network hardware architecture for time-series predictive modeling problem
Viaarxiv icon

Learning in Memristive Neural Network Architectures using Analog Backpropagation Circuits

Add code
Aug 31, 2018
Figure 1 for Learning in Memristive Neural Network Architectures using Analog Backpropagation Circuits
Figure 2 for Learning in Memristive Neural Network Architectures using Analog Backpropagation Circuits
Figure 3 for Learning in Memristive Neural Network Architectures using Analog Backpropagation Circuits
Figure 4 for Learning in Memristive Neural Network Architectures using Analog Backpropagation Circuits
Viaarxiv icon

Binary Weighted Memristive Analog Deep Neural Network for Near-Sensor Edge Processing

Add code
Aug 02, 2018
Figure 1 for Binary Weighted Memristive Analog Deep Neural Network for Near-Sensor Edge Processing
Figure 2 for Binary Weighted Memristive Analog Deep Neural Network for Near-Sensor Edge Processing
Figure 3 for Binary Weighted Memristive Analog Deep Neural Network for Near-Sensor Edge Processing
Figure 4 for Binary Weighted Memristive Analog Deep Neural Network for Near-Sensor Edge Processing
Viaarxiv icon

Approximate Probabilistic Neural Networks with Gated Threshold Logic

Add code
Aug 02, 2018
Figure 1 for Approximate Probabilistic Neural Networks with Gated Threshold Logic
Figure 2 for Approximate Probabilistic Neural Networks with Gated Threshold Logic
Figure 3 for Approximate Probabilistic Neural Networks with Gated Threshold Logic
Viaarxiv icon

Memristor-based Synaptic Sampling Machines

Add code
Aug 02, 2018
Figure 1 for Memristor-based Synaptic Sampling Machines
Figure 2 for Memristor-based Synaptic Sampling Machines
Figure 3 for Memristor-based Synaptic Sampling Machines
Figure 4 for Memristor-based Synaptic Sampling Machines
Viaarxiv icon

Neuro-memristive Circuits for Edge Computing: A review

Add code
Jul 01, 2018
Figure 1 for Neuro-memristive Circuits for Edge Computing: A review
Figure 2 for Neuro-memristive Circuits for Edge Computing: A review
Figure 3 for Neuro-memristive Circuits for Edge Computing: A review
Figure 4 for Neuro-memristive Circuits for Edge Computing: A review
Viaarxiv icon

Neuron inspired data encoding memristive multi-level memory cell

Add code
Mar 14, 2018
Figure 1 for Neuron inspired data encoding memristive multi-level memory cell
Figure 2 for Neuron inspired data encoding memristive multi-level memory cell
Figure 3 for Neuron inspired data encoding memristive multi-level memory cell
Figure 4 for Neuron inspired data encoding memristive multi-level memory cell
Viaarxiv icon

Feature extraction without learning in an analog Spatial Pooler memristive-CMOS circuit design of Hierarchical Temporal Memory

Add code
Mar 14, 2018
Figure 1 for Feature extraction without learning in an analog Spatial Pooler memristive-CMOS circuit design of Hierarchical Temporal Memory
Figure 2 for Feature extraction without learning in an analog Spatial Pooler memristive-CMOS circuit design of Hierarchical Temporal Memory
Figure 3 for Feature extraction without learning in an analog Spatial Pooler memristive-CMOS circuit design of Hierarchical Temporal Memory
Figure 4 for Feature extraction without learning in an analog Spatial Pooler memristive-CMOS circuit design of Hierarchical Temporal Memory
Viaarxiv icon

Automated image segmentation for detecting cell spreading for metastasizing assessments of cancer development

Add code
Jan 01, 2018
Figure 1 for Automated image segmentation for detecting cell spreading for metastasizing assessments of cancer development
Figure 2 for Automated image segmentation for detecting cell spreading for metastasizing assessments of cancer development
Figure 3 for Automated image segmentation for detecting cell spreading for metastasizing assessments of cancer development
Figure 4 for Automated image segmentation for detecting cell spreading for metastasizing assessments of cancer development
Viaarxiv icon