Picture for Kamilya Smagulova

Kamilya Smagulova

A Recurrent YOLOv8-based framework for Event-Based Object Detection

Add code
Aug 09, 2024
Viaarxiv icon

Thermal Heating in ReRAM Crossbar Arrays: Challenges and Solutions

Add code
Dec 28, 2022
Viaarxiv icon

Resistive Neural Hardware Accelerators

Add code
Sep 08, 2021
Figure 1 for Resistive Neural Hardware Accelerators
Figure 2 for Resistive Neural Hardware Accelerators
Figure 3 for Resistive Neural Hardware Accelerators
Figure 4 for Resistive Neural Hardware Accelerators
Viaarxiv icon

Wafer Quality Inspection using Memristive LSTM, ANN, DNN and HTM

Add code
Sep 27, 2018
Figure 1 for Wafer Quality Inspection using Memristive LSTM, ANN, DNN and HTM
Figure 2 for Wafer Quality Inspection using Memristive LSTM, ANN, DNN and HTM
Figure 3 for Wafer Quality Inspection using Memristive LSTM, ANN, DNN and HTM
Figure 4 for Wafer Quality Inspection using Memristive LSTM, ANN, DNN and HTM
Viaarxiv icon

Memristive LSTM network hardware architecture for time-series predictive modeling problem

Add code
Sep 10, 2018
Figure 1 for Memristive LSTM network hardware architecture for time-series predictive modeling problem
Figure 2 for Memristive LSTM network hardware architecture for time-series predictive modeling problem
Figure 3 for Memristive LSTM network hardware architecture for time-series predictive modeling problem
Figure 4 for Memristive LSTM network hardware architecture for time-series predictive modeling problem
Viaarxiv icon