Picture for Massoud Pedram

Massoud Pedram

FAIR-SIGHT: Fairness Assurance in Image Recognition via Simultaneous Conformal Thresholding and Dynamic Output Repair

Add code
Apr 10, 2025
Viaarxiv icon

RocketPPA: Ultra-Fast LLM-Based PPA Estimator at Code-Level Abstraction

Add code
Mar 27, 2025
Viaarxiv icon

FACTER: Fairness-Aware Conformal Thresholding and Prompt Engineering for Enabling Fair LLM-Based Recommender Systems

Add code
Feb 05, 2025
Viaarxiv icon

Efficient Noise Mitigation for Enhancing Inference Accuracy in DNNs on Mixed-Signal Accelerators

Add code
Sep 27, 2024
Viaarxiv icon

Enhancing Layout Hotspot Detection Efficiency with YOLOv8 and PCA-Guided Augmentation

Add code
Jul 19, 2024
Figure 1 for Enhancing Layout Hotspot Detection Efficiency with YOLOv8 and PCA-Guided Augmentation
Figure 2 for Enhancing Layout Hotspot Detection Efficiency with YOLOv8 and PCA-Guided Augmentation
Figure 3 for Enhancing Layout Hotspot Detection Efficiency with YOLOv8 and PCA-Guided Augmentation
Figure 4 for Enhancing Layout Hotspot Detection Efficiency with YOLOv8 and PCA-Guided Augmentation
Viaarxiv icon

CHOSEN: Compilation to Hardware Optimization Stack for Efficient Vision Transformer Inference

Add code
Jul 17, 2024
Viaarxiv icon

ARCO:Adaptive Multi-Agent Reinforcement Learning-Based Hardware/Software Co-Optimization Compiler for Improved Performance in DNN Accelerator Design

Add code
Jul 11, 2024
Viaarxiv icon

PEANO-ViT: Power-Efficient Approximations of Non-Linearities in Vision Transformers

Add code
Jun 21, 2024
Viaarxiv icon

LaMDA: Large Model Fine-Tuning via Spectrally Decomposed Low-Dimensional Adaptation

Add code
Jun 18, 2024
Viaarxiv icon

Scalable Superconductor Neuron with Ternary Synaptic Connections for Ultra-Fast SNN Hardware

Add code
Feb 27, 2024
Figure 1 for Scalable Superconductor Neuron with Ternary Synaptic Connections for Ultra-Fast SNN Hardware
Figure 2 for Scalable Superconductor Neuron with Ternary Synaptic Connections for Ultra-Fast SNN Hardware
Figure 3 for Scalable Superconductor Neuron with Ternary Synaptic Connections for Ultra-Fast SNN Hardware
Figure 4 for Scalable Superconductor Neuron with Ternary Synaptic Connections for Ultra-Fast SNN Hardware
Viaarxiv icon