Picture for Haoxing Ren

Haoxing Ren

Learning Library Cell Representations in Vector Space

Add code
Mar 28, 2025
Viaarxiv icon

AssertionForge: Enhancing Formal Verification Assertion Generation with Structured Representation of Specifications and RTL

Add code
Mar 24, 2025
Viaarxiv icon

ChipAlign: Instruction Alignment in Large Language Models for Chip Design via Geodesic Interpolation

Add code
Dec 15, 2024
Viaarxiv icon

DRC-Coder: Automated DRC Checker Code Generation Using LLM Autonomous Agent

Add code
Nov 28, 2024
Viaarxiv icon

GPU-Accelerated Inverse Lithography Towards High Quality Curvy Mask Generation

Add code
Nov 11, 2024
Figure 1 for GPU-Accelerated Inverse Lithography Towards High Quality Curvy Mask Generation
Figure 2 for GPU-Accelerated Inverse Lithography Towards High Quality Curvy Mask Generation
Figure 3 for GPU-Accelerated Inverse Lithography Towards High Quality Curvy Mask Generation
Figure 4 for GPU-Accelerated Inverse Lithography Towards High Quality Curvy Mask Generation
Viaarxiv icon

Intelligent OPC Engineer Assistant for Semiconductor Manufacturing

Add code
Aug 27, 2024
Figure 1 for Intelligent OPC Engineer Assistant for Semiconductor Manufacturing
Figure 2 for Intelligent OPC Engineer Assistant for Semiconductor Manufacturing
Figure 3 for Intelligent OPC Engineer Assistant for Semiconductor Manufacturing
Figure 4 for Intelligent OPC Engineer Assistant for Semiconductor Manufacturing
Viaarxiv icon

Revisiting VerilogEval: Newer LLMs, In-Context Learning, and Specification-to-RTL Tasks

Add code
Aug 20, 2024
Viaarxiv icon

Differentiable Edge-based OPC

Add code
Aug 16, 2024
Viaarxiv icon

VerilogCoder: Autonomous Verilog Coding Agents with Graph-based Planning and Abstract Syntax Tree (AST)-based Waveform Tracing Tool

Add code
Aug 15, 2024
Figure 1 for VerilogCoder: Autonomous Verilog Coding Agents with Graph-based Planning and Abstract Syntax Tree (AST)-based Waveform Tracing Tool
Figure 2 for VerilogCoder: Autonomous Verilog Coding Agents with Graph-based Planning and Abstract Syntax Tree (AST)-based Waveform Tracing Tool
Figure 3 for VerilogCoder: Autonomous Verilog Coding Agents with Graph-based Planning and Abstract Syntax Tree (AST)-based Waveform Tracing Tool
Figure 4 for VerilogCoder: Autonomous Verilog Coding Agents with Graph-based Planning and Abstract Syntax Tree (AST)-based Waveform Tracing Tool
Viaarxiv icon

Code Less, Align More: Efficient LLM Fine-tuning for Code Generation with Data Pruning

Add code
Jul 06, 2024
Figure 1 for Code Less, Align More: Efficient LLM Fine-tuning for Code Generation with Data Pruning
Figure 2 for Code Less, Align More: Efficient LLM Fine-tuning for Code Generation with Data Pruning
Figure 3 for Code Less, Align More: Efficient LLM Fine-tuning for Code Generation with Data Pruning
Figure 4 for Code Less, Align More: Efficient LLM Fine-tuning for Code Generation with Data Pruning
Viaarxiv icon