Picture for Nathaniel Pinckney

Nathaniel Pinckney

Revisiting VerilogEval: Newer LLMs, In-Context Learning, and Specification-to-RTL Tasks

Add code
Aug 20, 2024
Viaarxiv icon

ChipNeMo: Domain-Adapted LLMs for Chip Design

Add code
Nov 13, 2023
Figure 1 for ChipNeMo: Domain-Adapted LLMs for Chip Design
Figure 2 for ChipNeMo: Domain-Adapted LLMs for Chip Design
Figure 3 for ChipNeMo: Domain-Adapted LLMs for Chip Design
Figure 4 for ChipNeMo: Domain-Adapted LLMs for Chip Design
Viaarxiv icon

VerilogEval: Evaluating Large Language Models for Verilog Code Generation

Add code
Sep 14, 2023
Viaarxiv icon