Picture for Yusuke Sakemi

Yusuke Sakemi

Training Physical Neural Networks for Analog In-Memory Computing

Add code
Dec 12, 2024
Viaarxiv icon

Chaos-based reinforcement learning with TD3

Add code
May 15, 2024
Viaarxiv icon

Sparse-firing regularization methods for spiking neural networks with time-to-first spike coding

Add code
Jul 24, 2023
Viaarxiv icon

Learning Reservoir Dynamics with Temporal Self-Modulation

Add code
Jan 23, 2023
Viaarxiv icon

Timing-Based Backpropagation in Spiking Neural Networks Without Single-Spike Restrictions

Add code
Nov 29, 2022
Viaarxiv icon

Effects of VLSI Circuit Constraints on Temporal-Coding Multilayer Spiking Neural Networks

Add code
Jun 25, 2021
Figure 1 for Effects of VLSI Circuit Constraints on Temporal-Coding Multilayer Spiking Neural Networks
Figure 2 for Effects of VLSI Circuit Constraints on Temporal-Coding Multilayer Spiking Neural Networks
Figure 3 for Effects of VLSI Circuit Constraints on Temporal-Coding Multilayer Spiking Neural Networks
Figure 4 for Effects of VLSI Circuit Constraints on Temporal-Coding Multilayer Spiking Neural Networks
Viaarxiv icon

Model-Size Reduction for Reservoir Computing by Concatenating Internal States Through Time

Add code
Jun 11, 2020
Figure 1 for Model-Size Reduction for Reservoir Computing by Concatenating Internal States Through Time
Figure 2 for Model-Size Reduction for Reservoir Computing by Concatenating Internal States Through Time
Figure 3 for Model-Size Reduction for Reservoir Computing by Concatenating Internal States Through Time
Figure 4 for Model-Size Reduction for Reservoir Computing by Concatenating Internal States Through Time
Viaarxiv icon

A Supervised Learning Algorithm for Multilayer Spiking Neural Networks Based on Temporal Coding Toward Energy-Efficient VLSI Processor Design

Add code
Jan 08, 2020
Figure 1 for A Supervised Learning Algorithm for Multilayer Spiking Neural Networks Based on Temporal Coding Toward Energy-Efficient VLSI Processor Design
Figure 2 for A Supervised Learning Algorithm for Multilayer Spiking Neural Networks Based on Temporal Coding Toward Energy-Efficient VLSI Processor Design
Figure 3 for A Supervised Learning Algorithm for Multilayer Spiking Neural Networks Based on Temporal Coding Toward Energy-Efficient VLSI Processor Design
Figure 4 for A Supervised Learning Algorithm for Multilayer Spiking Neural Networks Based on Temporal Coding Toward Energy-Efficient VLSI Processor Design
Viaarxiv icon