Picture for Oscar Rahnama

Oscar Rahnama

Real-Time Highly Accurate Dense Depth on a Power Budget using an FPGA-CPU Hybrid SoC

Add code
Jul 17, 2019
Figure 1 for Real-Time Highly Accurate Dense Depth on a Power Budget using an FPGA-CPU Hybrid SoC
Figure 2 for Real-Time Highly Accurate Dense Depth on a Power Budget using an FPGA-CPU Hybrid SoC
Figure 3 for Real-Time Highly Accurate Dense Depth on a Power Budget using an FPGA-CPU Hybrid SoC
Figure 4 for Real-Time Highly Accurate Dense Depth on a Power Budget using an FPGA-CPU Hybrid SoC
Viaarxiv icon

Learning to Adapt for Stereo

Add code
Apr 05, 2019
Figure 1 for Learning to Adapt for Stereo
Figure 2 for Learning to Adapt for Stereo
Figure 3 for Learning to Adapt for Stereo
Figure 4 for Learning to Adapt for Stereo
Viaarxiv icon

R$^3$SGM: Real-time Raster-Respecting Semi-Global Matching for Power-Constrained Systems

Add code
Oct 30, 2018
Figure 1 for R$^3$SGM: Real-time Raster-Respecting Semi-Global Matching for Power-Constrained Systems
Figure 2 for R$^3$SGM: Real-time Raster-Respecting Semi-Global Matching for Power-Constrained Systems
Figure 3 for R$^3$SGM: Real-time Raster-Respecting Semi-Global Matching for Power-Constrained Systems
Figure 4 for R$^3$SGM: Real-time Raster-Respecting Semi-Global Matching for Power-Constrained Systems
Viaarxiv icon

Real-Time Dense Stereo Matching With ELAS on FPGA Accelerated Embedded Devices

Add code
Feb 20, 2018
Figure 1 for Real-Time Dense Stereo Matching With ELAS on FPGA Accelerated Embedded Devices
Figure 2 for Real-Time Dense Stereo Matching With ELAS on FPGA Accelerated Embedded Devices
Figure 3 for Real-Time Dense Stereo Matching With ELAS on FPGA Accelerated Embedded Devices
Figure 4 for Real-Time Dense Stereo Matching With ELAS on FPGA Accelerated Embedded Devices
Viaarxiv icon