Picture for Dmitri A. Rachkovskij

Dmitri A. Rachkovskij

Recursive Binding for Similarity-Preserving Hypervector Representations of Sequences

Add code
Jan 27, 2022
Figure 1 for Recursive Binding for Similarity-Preserving Hypervector Representations of Sequences
Figure 2 for Recursive Binding for Similarity-Preserving Hypervector Representations of Sequences
Figure 3 for Recursive Binding for Similarity-Preserving Hypervector Representations of Sequences
Figure 4 for Recursive Binding for Similarity-Preserving Hypervector Representations of Sequences
Viaarxiv icon

Shift-Equivariant Similarity-Preserving Hypervector Representations of Sequences

Add code
Dec 31, 2021
Figure 1 for Shift-Equivariant Similarity-Preserving Hypervector Representations of Sequences
Figure 2 for Shift-Equivariant Similarity-Preserving Hypervector Representations of Sequences
Figure 3 for Shift-Equivariant Similarity-Preserving Hypervector Representations of Sequences
Figure 4 for Shift-Equivariant Similarity-Preserving Hypervector Representations of Sequences
Viaarxiv icon

A Survey on Hyperdimensional Computing aka Vector Symbolic Architectures, Part I: Models and Data Transformations

Add code
Nov 11, 2021
Figure 1 for A Survey on Hyperdimensional Computing aka Vector Symbolic Architectures, Part I: Models and Data Transformations
Figure 2 for A Survey on Hyperdimensional Computing aka Vector Symbolic Architectures, Part I: Models and Data Transformations
Figure 3 for A Survey on Hyperdimensional Computing aka Vector Symbolic Architectures, Part I: Models and Data Transformations
Figure 4 for A Survey on Hyperdimensional Computing aka Vector Symbolic Architectures, Part I: Models and Data Transformations
Viaarxiv icon

Vector Symbolic Architectures as a Computing Framework for Nanoscale Hardware

Add code
Jun 09, 2021
Figure 1 for Vector Symbolic Architectures as a Computing Framework for Nanoscale Hardware
Figure 2 for Vector Symbolic Architectures as a Computing Framework for Nanoscale Hardware
Figure 3 for Vector Symbolic Architectures as a Computing Framework for Nanoscale Hardware
Figure 4 for Vector Symbolic Architectures as a Computing Framework for Nanoscale Hardware
Viaarxiv icon