E-RNN: Design Optimization for Efficient Recurrent Neural Networks in FPGAs

Add code
Dec 12, 2018
Figure 1 for E-RNN: Design Optimization for Efficient Recurrent Neural Networks in FPGAs
Figure 2 for E-RNN: Design Optimization for Efficient Recurrent Neural Networks in FPGAs
Figure 3 for E-RNN: Design Optimization for Efficient Recurrent Neural Networks in FPGAs
Figure 4 for E-RNN: Design Optimization for Efficient Recurrent Neural Networks in FPGAs

Share this with someone who'll enjoy it:

View paper onarxiv icon

Share this with someone who'll enjoy it: