Picture for Vojtech Mrazek

Vojtech Mrazek

ApproxDARTS: Differentiable Neural Architecture Search with Approximate Multipliers

Add code
Apr 08, 2024
Viaarxiv icon

Exploring Quantization and Mapping Synergy in Hardware-Aware Deep Neural Network Accelerators

Add code
Apr 08, 2024
Viaarxiv icon

RoHNAS: A Neural Architecture Search Framework with Conjoint Optimization for Adversarial Robustness and Hardware Efficiency of Convolutional and Capsule Networks

Add code
Oct 11, 2022
Figure 1 for RoHNAS: A Neural Architecture Search Framework with Conjoint Optimization for Adversarial Robustness and Hardware Efficiency of Convolutional and Capsule Networks
Figure 2 for RoHNAS: A Neural Architecture Search Framework with Conjoint Optimization for Adversarial Robustness and Hardware Efficiency of Convolutional and Capsule Networks
Figure 3 for RoHNAS: A Neural Architecture Search Framework with Conjoint Optimization for Adversarial Robustness and Hardware Efficiency of Convolutional and Capsule Networks
Figure 4 for RoHNAS: A Neural Architecture Search Framework with Conjoint Optimization for Adversarial Robustness and Hardware Efficiency of Convolutional and Capsule Networks
Viaarxiv icon

Evolutionary Neural Architecture Search Supporting Approximate Multipliers

Add code
Jan 28, 2021
Figure 1 for Evolutionary Neural Architecture Search Supporting Approximate Multipliers
Figure 2 for Evolutionary Neural Architecture Search Supporting Approximate Multipliers
Figure 3 for Evolutionary Neural Architecture Search Supporting Approximate Multipliers
Figure 4 for Evolutionary Neural Architecture Search Supporting Approximate Multipliers
Viaarxiv icon

DESCNet: Developing Efficient Scratchpad Memories for Capsule Network Hardware

Add code
Oct 12, 2020
Figure 1 for DESCNet: Developing Efficient Scratchpad Memories for Capsule Network Hardware
Figure 2 for DESCNet: Developing Efficient Scratchpad Memories for Capsule Network Hardware
Figure 3 for DESCNet: Developing Efficient Scratchpad Memories for Capsule Network Hardware
Figure 4 for DESCNet: Developing Efficient Scratchpad Memories for Capsule Network Hardware
Viaarxiv icon

NASCaps: A Framework for Neural Architecture Search to Optimize the Accuracy and Hardware Efficiency of Convolutional Capsule Networks

Add code
Aug 19, 2020
Figure 1 for NASCaps: A Framework for Neural Architecture Search to Optimize the Accuracy and Hardware Efficiency of Convolutional Capsule Networks
Figure 2 for NASCaps: A Framework for Neural Architecture Search to Optimize the Accuracy and Hardware Efficiency of Convolutional Capsule Networks
Figure 3 for NASCaps: A Framework for Neural Architecture Search to Optimize the Accuracy and Hardware Efficiency of Convolutional Capsule Networks
Figure 4 for NASCaps: A Framework for Neural Architecture Search to Optimize the Accuracy and Hardware Efficiency of Convolutional Capsule Networks
Viaarxiv icon

Semantically-Oriented Mutation Operator in Cartesian Genetic Programming for Evolutionary Circuit Design

Add code
Apr 23, 2020
Figure 1 for Semantically-Oriented Mutation Operator in Cartesian Genetic Programming for Evolutionary Circuit Design
Figure 2 for Semantically-Oriented Mutation Operator in Cartesian Genetic Programming for Evolutionary Circuit Design
Figure 3 for Semantically-Oriented Mutation Operator in Cartesian Genetic Programming for Evolutionary Circuit Design
Figure 4 for Semantically-Oriented Mutation Operator in Cartesian Genetic Programming for Evolutionary Circuit Design
Viaarxiv icon

Adaptive Verifiability-Driven Strategy for Evolutionary Approximation of Arithmetic Circuits

Add code
Mar 05, 2020
Figure 1 for Adaptive Verifiability-Driven Strategy for Evolutionary Approximation of Arithmetic Circuits
Figure 2 for Adaptive Verifiability-Driven Strategy for Evolutionary Approximation of Arithmetic Circuits
Figure 3 for Adaptive Verifiability-Driven Strategy for Evolutionary Approximation of Arithmetic Circuits
Figure 4 for Adaptive Verifiability-Driven Strategy for Evolutionary Approximation of Arithmetic Circuits
Viaarxiv icon

TFApprox: Towards a Fast Emulation of DNN Approximate Hardware Accelerators on GPU

Add code
Feb 21, 2020
Figure 1 for TFApprox: Towards a Fast Emulation of DNN Approximate Hardware Accelerators on GPU
Figure 2 for TFApprox: Towards a Fast Emulation of DNN Approximate Hardware Accelerators on GPU
Figure 3 for TFApprox: Towards a Fast Emulation of DNN Approximate Hardware Accelerators on GPU
Viaarxiv icon

ReD-CaNe: A Systematic Methodology for Resilience Analysis and Design of Capsule Networks under Approximations

Add code
Dec 02, 2019
Figure 1 for ReD-CaNe: A Systematic Methodology for Resilience Analysis and Design of Capsule Networks under Approximations
Figure 2 for ReD-CaNe: A Systematic Methodology for Resilience Analysis and Design of Capsule Networks under Approximations
Figure 3 for ReD-CaNe: A Systematic Methodology for Resilience Analysis and Design of Capsule Networks under Approximations
Figure 4 for ReD-CaNe: A Systematic Methodology for Resilience Analysis and Design of Capsule Networks under Approximations
Viaarxiv icon